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Introduction
Over the last few years, terms like System-On-Chip (SOC) and Time-To-
Market have become of utmost importance in the field of integrated circuits.
All the main functions that can be useful to produce the final product are
placed on the same chip. The first aim of the analog part is acquiring the
signals coming from the environment and converting them in digital ones.
Then a digital system is adopted to process them. Since the complexity of
the operations to be performed by a chip is continuously growing, the digital
part is growing at the same rate. Many functions that was assigned to the
analog part in the past, nowadays are entrusted to the digital one. However,
as long as the environment is “analog”, analog designers will never lose their
job. Analog design is like the surface of a balloon: the more you blow, the
more the thickness of its surface shrinks; but if the surface breaks, the balloon
can’t survive as well.
Telecommunications and automotive are two fields where the coexistence
of analog and digital circuits is widely used. In the first case, for example,
the reception and the transmission of the signals exploit analog circuits,
while the digital part provide many services to make the system and the user
interface work. In automotive applications, instead, many analog circuits are
dedicated to the conditioning of the signals coming from the sensors that are
on board, while the digital blocks carry on the elaboration of all data.
This scenario shows how the digital and the analog worlds must grow
side by side to give the final product to the customer. Nevertheless, the
digital design flow is well supported by tools that provide automatic steps,
whereas its analog counterpart is not: the synthesis of a digital circuits is
made in an automatic way via environments like BuildGates, while the part
of back-end is driven by softwares such as NanoEncounter. In the analog
case, instead, the sizing of a circuit and the layout need much more to be
customized. They are thus left to the designer experience and can rely on
very few automatic routines. Hence it is a matter of fact that analog design
ix
is becoming a bottleneck in the development of new SOCs.
This Ph.D. thesis focuses on trying to reduce the aforementioned gap
between the analog and the digital flows. In details, this work copes with
the design of analog integrated circuits exploiting and developing also new
frameworks and methodologies to help designers during their job. The main
goal of this research is then providing some new tools to perform the char-
acterization of an analog circuit in an automatic way and to make easier
and faster the optimization of a complex system. A new design methodology
based on the concept of Analog Platforms is proposed to reach these aims.
As mentioned before, both the analog and the digital part are key issues in
telecommunication and automotive applications. Therefore these fields are
very suited (and challenging too) to be used as case studies for this work.
The work done during this three years of Ph.D. can be divided into three
main activities: the study and development of a new analog design method-
ology based on Analog Platforms; the optimization of a front-end for UMTS
applications; the design of an RC oscillator for automotive applications with
high accuracy of the oscillation frequency. Part of this work has been car-
ried out in collaboration with the Electrical Engineering Department of the
University of Pavia, Pavia, Italy, about the FIRB project “Tecnologie Abili-
tanti per Terminali Wireless Riconfigurabili” in the field of the activity “Uso
di piattaforme analogiche per l’esplorazione architetturale di un terminale
multistandard”. Some activities have also involved Simone Gambini, who is
now a Ph.D. Student of the University of California, Berkeley. Therefore the
reader can find further information about these subjects on the companion
thesis [1].
This thesis is organized as follows: after this Introduction, Chapter 1
introduces Analog Platforms, describing their features and abstraction prop-
erties and focusing on how architectural constraints are propagated at the
behavioral level. Chapter 2 focuses on the UMTS front-end architecture used
as the case study for the bottom-up platform generation phase. Chapter 3
deals with the top-down design phase of the same front-end, introducing high
level system constraints and deriving behavioral model accuracy require-
ments based on sensitivity analysis. Design exploration is then performed
through optimization. Chapter 4 shows the design and characterization of
an RC oscillator for automotive applications with low sensitivity to temper-
ature, supply voltage, process spreads and charge injection. Finally, Chapter
5 draws some conclusions.
Chapter 1
Analog Platform Based Design
This Chapter deals with the problems related to the system level analog
design and how these problems can be faced exploiting a methodology based
on the concept of Analog Platform. The meaning of Analog Platform is
explained and all related topics are described.
1.1 The Concept of Analog Platform
Over the past decade, a number of efforts has been carried out to automate
the design process [2], [3]. We can classify the efforts in two broad classes:
front-end tools, where circuit optimization is performed at the schematic
level, and back-end tools, where optimization is performed in terms of layout
generation/place&route. Some attempts have also been done to merge the
two problems into specialized cell generators ([4], [5]), but they only provide
automatic synthesis for specialized blocks. Focusing on front-end tools, most
of them operate on fixed topology/architecture and attempt to address the
sizing problem with respect of a given set of objective performances. Among
the academic tools that use simulation as the optimization engine we can
point DelightSpice [6], Anaconda [7], Astrx/Oblx [8] to mention but a few.
Some commercial tools have also made their appearance in the last few years
[9], all coupling sophisticated optimization algorithms (or mixtures of algo-
rithms) and fully-accurate simulations. In [10], a method for examining the
design boundaries is presented based on multiobjective optimization, evo-
lutionary algorithms and multivariate regression schemes. Recently, several
results have been obtained exploiting geometric programming to cast and
solve the design problem. A number of academic works have been carried
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Figure 1.1: Traditional analog design flow.
out, dealing with operational amplifiers [5], LNAs, oscillators and so on. In-
dustrial efforts are being carried out as well, with promising IP generator
tools. However, none of the existing tools allows performing efficient sys-
tem level design. Usually, individual components are designed/synthesized
starting from a predetermined set of specifications. System level design tools
should address the challenge of raising the level of abstraction so that not
only an optimal set of specifications can be determined for individual block
design, but all the tradeoffs can be evaluated at the system level, possibly
including the analog/digital boundary. The development and application of
top-down methodologies to analog design has been proposed more than ten
years ago [11]. A number of case studies have been produced to demonstrate
the advantages and the effectiveness of the approach [12], but the lack of
general supporting tools has made its application quite cumbersome in real
cases.
Platform based design has been recently proposed as an effective design
methodology for dealing with the increased complexity of modern designs,
facilitating design exploration, IP reuse and integration of complex systems
[13]. Platforms have gained wide acceptance in the digital arena, and a num-
ber of tools and methodologies are making their appearance based on this
paradigm [14]. The platform concept has been formalized in the analog envi-
ronment as well [15], however the lack of proper supporting tools has made its
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Figure 1.2: Analog design flow with the introduction of the Analog Platform.
application to meaningful designs rather difficult. Analog design has shown
considerable resilience to attack in the direction of developing top-down flows
and high level design practices. Even though high level mixed-mode lan-
guages are becoming increasingly used, they cannot solve the performance
estimation issue that plagues analog methodologies. High level behavioral
models have been proposed for several classes of circuits and with different
accuracy/complexity tradeoffs. Traditionally, behavioral models are used in
two complementary ways:
1. During the early design stages and starting from the system specs given
by the customer, simple models are introduced to test the overall sys-
tem functionality and estimate sensitivities with respect to some per-
formance figures (usually measuring non-ideal effects). By this way,
the system architect tries to carry out one system structure (even if
it is not the best one) that is suitable to fit the project specs. Then,
actual design proceeds partitioning specification on the analog subsys-
tem based on past design experience and with some hints provided
by functional high-level simulations (see Fig. 1.1). Hence the circuit
design is mainly based on previous designs incremental improvements
and designer’s experience. Besides, this process is shoot to feasibility
rather than optimality: circuit designers are usually satisfied once the
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system specs are reached, then their work can go on with the layout
phase. This is also due to the fact that customers can’t wait much
time to have the final product, so they are not interested in design
optimization but in obtaining a working device according to specs.
2. In the bottom-up phase, behavioral models are used to verify the overall
system functionality, providing better accuracy than in the top-down
phase since models can be derived with more expensive and accurate
extraction techniques, such as model order reduction [16], [17].
However, the expensive extraction process makes their exploitation in top-
down phases unpractical since a large number of circuit sizings is required
for effective design space exploration. Analog Platforms (APs) have been
introduced to provide a new abstraction level for system level analog design-
ers and facilitate design space exploration, so that an effective decoupling is
achieved between system level analog design and circuit design and synthesis
(see Fig. 1.2). APs couple the top-down functional use of behavioral models
with the bottom-up performance estimation use to allow optimal design at
the system level.
An Analog Platform is a pre-characterized library of components that can
be used to implement analog functionalities [15]. It consists of behavioral
models µ(in, out, ζ), interconnection models ι(in, out, ζ) and performance
models P(ζ). µ(in, out, ζ) is parameterized executable model, which intro-
duces at the functional level a number of non-idealities due to the actual
circuit implementation. ζ is a vector of parameters controlling non ideali-
ties and second order effects of behavioral models, such as gain, bandwidth,
noise, etc. Behavioral models usually introduce a number of non-idealities in
system simulation but as functional model unbound from any architectural
effect. Finally, ι(in, out, ζ) is a parameterized executable model, which is
used to describe the interface between two blocks A and B.
Differently from common approaches based on simulations that rely on
regression schemes (such as [18]), in this work relations to model performance
parameters by means of characteristic functions are used. Given a behavioral
model µ(in, out, ζ), a performance model P constrains µ to feasible values of
ζ (P(ζ) = 1). Performance models are defined by:
1. Input space I - Given a circuit C and m parameters κ controlling its
configuration, IC ⊆ Rm is the set of κ over which C will be character-
ized.
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Figure 1.3: Illustration of Input Space, Output Space and Evaluation Func-
tion.
2. Output space O - Given a circuit C and n performance figures ζ charac-
terizing its behavioral model, OC ⊆ Rn is the set of ζ that are achievable
by C.
3. Evaluation function φ - Given a circuit C, IC and OC, φC : I → O
allows translating a parameter m-tuple set into a performance n-tuple
set (see Fig. 1.3).
4. Performance relation P - Given a circuit C, IC, OC and φC, the perfor-
mance relation of C is defined to be PC on Rn that holds only for points
o ∈ OC.
Analog Platforms also address composability of behavioral models to al-
low hierarchical design flows. APs provide a set of interconnection mod-
els ι(in, out, ζ) to allow accurate model composition. In fact, analog circuit
composition may significantly alter single circuit behavior, while behavioral
model composition is a pure mathematical operation with no intrinsic side
effects and loading notion. Unfortunately, no general guidelines are available
for interface model generation. A correct-by-construction (even though po-
tentially inefficient) modeling guideline consists of identifying a set of factors
λ = [λSλL] that characterize the interface (both the source and load sides)
and of using them to derive composability rules. In the linear case, λ may
be the vector of source and load impedances. λ is then appended to the
performance vector ζ, so that the loading effect of B on A in A → B can
be accounted for. In fact, performances for A are simulated considering an
equivalent load BLeq (λ
A
L), while performances for B are simulated with an
equivalent source ASeq (λ
B
S ). Then, λ
A = λB is imposed as a composition rule
1.1 The Concept of Analog Platform 6
λ
A B
A eq B
λ S
eqBA
λ L
b) Characterization setup for platform A and B
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Figure 1.4: Interface parameter λ during composition A-B and characteriza-
tion of A and B.
(Fig. 1.4). Since λ is part of the performance vectors ζA and ζB, the compo-
sition rule imposes that performances for A and B are compatible with the
interface loading and can be used to constrain behavioral models. On a case
by case scale, however, more specific rules may be adopted for improving
characterization efficiency and allow more flexible composition rules.
APs can be generated at multiple levels of abstraction and hierarchically
organized into platform stacks. Platform stacks provide a unifying framework
to model both the system abstraction hierarchy and the system refinement
process. A key issue with platform stacks is that performance models con-
strain behavioral optimizations/explorations to the feasibility region of the
current platform level, so that the next level constraints are feasible and
optimization can proceed to the next level. In abstract terms, platform
stacks allow system tradeoff to be evaluated at high level of abstraction and
propagate design choices to less abstract, more detailed design steps while
maintaining feasibility requirement.
Design flow based on APs consists on two phases, bottom-up platform
generation and top-down design exploration. Fig. 1.5 shows the bottom-up
phase (the meaning of some concepts will be explained later on). Platform
generation consists of selecting one or more circuit topologies and characteriz-
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Figure 1.5: Bottom-Up Analog Platform generation.
ing circuit configurations (e.g. transistor sizings and/or bias) with parameter
vectors κ (lying in a configuration space I) and circuit performances with
vectors ζ (lying in a performance space O). Simulations are used to map κ
into ζ, so that accuracy is achieved and no complex performance equations
have to be derived. A performance model is then a relation P on ζ such
that P(ζ) = 1 iff ζ is achievable with some vector κ and the current circuit
topology and technology.
The top-down phase (see Fig. 1.6) consists of evaluating system per-
formances at behavioral level and of performing optimizations to accurately
explore the design space. Optimizations are intrinsically constrained by per-
formance models to contemplate only feasible solutions for each block in the
system, so that, independently of system level constraints and cost functions,
optimization results are effectively achievable with some circuit configuration.
The abstraction process involved in platforms allows optimizations to be run
over several possible circuit topologies for each system component at once,
thus effectively performing topology (architecture) selection as part of the
optimization process.
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Figure 1.6: Top-Down system exploration.
1.2 Analog Constraint Graph
In [19] an approximation scheme for P based on Support Vector Machine
(SVM) classifiers is presented based on statistical sampling of configuration
vectors κ. However, the number of samples required to achieve good accu-
racy levels increases exponentially with the dimensionality of κ. Besides, the
mapping function φ(·) is usually a circuit simulator, which is much more ac-
curate than manually derived equations, but of course orders of magnitude
slower to execute. The characterization cost is thus exponentially depen-
dent on the number of dimensions of the configuration space I, so that the
characterization task might become unfeasible for moderately complex cir-
cuits. However, even if I ⊆ Rn, the n dimensions of I are usually strongly
correlated if our attention is restricted to “working” circuits (let’s call them
“good configurations”). A set of conservative constraints is enforced on κ
[20], capturing simple circuit constraints necessary for correct circuit opera-
tion. As an example, matching requirements, stacking of devices, operating
region enforcement etc. introduce a set of constraints on κ that effectively
reduces the size of I. Therefore, an effective Ieff can be defined as the subset
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Figure 1.7: Representation of the Analog Constraint Graph behavior.
of I for which the following constraints hold:
fi(κ) + ǫi = 0 for i = 1 . . . n (1.1)
gj(κ) + ǫj < 0 for j = 1 . . .m (1.2)
where ǫi, ǫj are quantities that for approximate equations introduce slack
conditions as to enforce conservativeness. A set of constraints is conserva-
tive when Rn \ Ieff corresponds only to incorrect (as far as constraints are
concerned) circuits, even though some incorrect circuit may be generated for
some κ ∈ Ieff . A non-conservative set of constraints can bias the performance
model excluding configurations that may actually be useful during the sub-
sequent exploration phase. Since constraint equations are usually analytic
approximations of the underlying circuit relations, conservativeness of con-
straints must be explicitly enforced through ǫi, ǫj and/or accurate relations.
The exploitation of configuration constraints is very important to properly
bias circuit sampling so that approximations of P be obtained efficiently.
In non-degenerate cases, the n + m constraints in (1.1) and (1.2) provide
an under-constrained system of equations for the value of κ, but determine
a configuration space Ieff whose size is much smaller than the hypercube∏
[κmini , κ
max
i ].
Platform designers can provide a set of constraints using simple analyt-
ical models as a by-product of circuit design. The efficiency of the charac-
terization increases with the larger number of constraints available, unless
conservativeness is violated. The most useful way to represent (1.1) and
(1.2) is through a bipartite undirected graph, which will be referred to as
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Analog Constraint Graph (ACG). Fig. 1.7 illustrates the conservativeness
concept in a graphical way. The “ideal” ACG should generate only good
working circuits, rejecting all bad ones. Since this is not possible (and nei-
ther safe!), a “well done” ACG must include at least all good configurations,
while some bad ones could also be generated. Therefore the figure represents
a bad situation, where the ACG rejects also a region in which good sizings
are present (i.e. the pink ellipse should be entirely included in the light-blue
one). ACGs drastically reduce the effective number of simulations required
to get performance models, so that a few thousand simulations are sufficient
for platform generation. Bipartite graphs are a natural way to operate on
systems of equations, as implemented in the DONALD workbench [21] in
the analog arena. Statistical sampling can leverage the graphical represen-
tation of constraints to obtain an executable way of drawing samples in Rn
such that (1.1) and (1.2) hold and enforce conservativeness using properly
distributed random variables for ǫ. This can be translated into a scheduling
operation on the ACG which results in an efficient configuration generator.
A node ξ in an ACG is said marked if a value or a random variable (and
consequently a probability density function (pdf)) is assigned to it. Given
an analog constraint graph and a set of marked nodes, the problem of gener-
ating κ vectors can be seen as a graph scheduling problem that provides an
execution order for marking all variables. Usually, initial markings consist of
pdfs so that the overall graph can be seen as a graphical model for the pdf
of κ. By choosing different random variables (Gaussian, exponential, etc.)
or marking different node sets as initial marking, the overall pdf of κ can be
altered thus biasing sampling in different ways. Eventually, mixtures can be
used to achieve more thorough sampling (see also Section 2.3.2).
1.3 Performance Model Approximation
The problem of finding a representation for P can be casted as an approxi-
mation problem. In this work, a Support Vector Machine (SVM) is adopted
as a classifier as described in [19]. SVMs provide a favorable approximation
scheme since they lead to compact models with smooth approximation and
good generalization properties. In particular, SVMs with a Gaussian RBF
kernel are used, which provide a basis function for the approximation of the
form:
f(x) = sign(
SV∑
i
αie
−γ|x−xi|2 − ρ) (1.3)
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where vectors xi are performance vectors obtained through simulations and γ
is a kernel parameter that controls approximation features. The coefficients
αi, ρ are weight and bias parameters that can be efficiently computed solving
a convex problem. xi are a subset of the simulated ζ also selected through the
convex problem. Since only SV vectors useful for classification are retained
(Support Vectors), compact performance models can be obtained. γ sets
the “width” of the exponentials in the summation (1.3), thus controlling the
influence of (simulation) vector xi in classification of candidates ζ in some
ball around xi. As with any classifier, the goodness of an approximation f(x)
can be measured by two quantities, the rate of false negatives FN (feasible ζ
that are discarded) and the rate of false positives FP (unfeasible ζ that are
accepted). By construction, the approximation is built based only on feasible
samples, so no explicit penalty can be exploited for false positives. The only
means of controlling FP is through the kernel parameter γ at the cost of
penalizing the generalization capabilities of the approximation (classifier).
Large values for γ minimize FP but easily discard feasible (unobserved)
points (increasing FN). Since γ is not automatically selected by the used
SVM formulation, some quantitative and meaningful parameter must be pro-
vided that allows γ to be determined. Even more importantly, the approxi-
mation accuracy depends on the number N of performance vectors (number
of simulations to run). Good values for N are strongly dependent on the
particular platform being modeled, therefore a criterion for selecting optimal
values for N is required. Implementing a set of heuristics, optimal values for
γ and N are automatically selected. The heuristics are based on tradeoffs be-
tween FN and FP . The number of FN can be easily measured evaluating P
with a portion of simulation data not used for approximating P or by means
of some n-fold cross-validation technique. Since there is no constructive way
to test for false positives, random data are used to estimate FP according
to the following observations:
1. false positives are independent of the used approximation, therefore
FP is independent of γ;
2. the number of positives (performance vectors classified as feasible) that
are get evaluating P with random data can be decomposed into a (con-
stant with γ) number of real FP and a number (variable with γ) of
apparent FP ;
3. FP increases as N increases.
It has also been experimentally noticed that (µ and λi are fitting parameters):
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1. the number of false negatives increases linearly with γ: FN = µ · γ;
2. the number of positives decreases exponentially with γ: P = FP∞ +
e−(λ1+λ2·γ);
3. the rate of increase of FP (estimated with FP∞) decreases with N and
tends to 0 for N →∞.
The number of positives P obtained with random samples can be interpreted
as a measure of the size of the model P :
P =
∫
Rn
P(ζ)dζ ≈
∑RS
1 P(ζi)
RS
(1.4)
where the integral has been computed with a Montecarlo approximation on
the RS random samples. For increasing N , new features (performance vec-
tors) are added to the model, so P increases. However, as the approximation
of P becomes good, it is more and more unlikely that new performance vec-
tors ζ introduce new features, so ∂P
∂N
decreases (P is a non decreasing function
of N). Based on these observations, the following heuristics are adopted to
determine the optimal value of N :
∂P
∂N
P
1
N
< η (1.5)
which is the rate of variation of P with a penalty term N−1 that is used to
improve convergence. Both P and ∂P
∂N
are measured at run time denoising
estimates of (1.4) with a weighted LMS polynomial fitting. The parameter
η controls the accuracy of the approximation with respect of generalization
capabilities (i.e. absolute FN rate).
The optimal γ can then be selected trading off the rate of increase of FN
(generalizing approximation relative to a fixed N) with the rate of decrease
of FP (conservative approximation) according to:
µ
ncv
= σ
λ2 · e−(λ1+λ2·γ)
FP∞
(1.6)
where σ controls the tradeoff between FP and FN and ncv is the number of
cross validation samples used to estimate µ. Condition (1.6) is independent
of the cross-validation data set size and on the pdf used to generate random
samples to estimate FP (as well as on their number).
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1.4 Characterization Tool
By a practical point of view, generating the performance model P has two
main aims: the first one is exploring the design space of a certain topology,
the second one is exploiting that model in a high level analysis of a more
complex system. As it will be shown in Chapter 2, the steps below must be
followed to generate the performance model of a chosen circuit (and thus a
chosen topology):
1. Choosing the Input Space I: the design space of the circuit has to
be explored, so the schematic must be sized in many different ways
(e.g. 2000-3000) to get the corresponding performances. Therefore the
sizes to be varied must be chosen: some/all circuit device sizes, such as
width and length of MOS transistors, biasing currents, resistors, etc.
Once I has been chosen, the sizes usually reported in a schematic as
numbers must be substituted with parameters (e.g. W, L, I, R, etc.).
2. Choosing the behavioral model µ: this step is necessary only if the AP
will be used for a system level design. This is not the case, for example,
if designers are interested only in exploring the design space of the single
circuit. Since the model must act in a different way according to the
sizing of the corresponding schematic, µ must be parameterized (ζ).
3. Choosing the Output Space O: the performances of interest must be
chosen, such as power dissipation, gain, noise, etc. If a behavioral
model is needed (see above), output parameters must include at least
all parameters that appear in ζ, because they must characterize µ.
Otherwise designers can choose performances as they like.
4. Providing an ACG to determine Ieff : the ACG must be implemented
somehow to generate the configurations that will be simulated.
5. Characterizing the AP: simulations must be performed and output per-
formances must be get in an automatic way.
6. Performing the performance model approximation described in Section
1.3: while data come from the simulator, they must be post-processed
to generate P . When the SVM learning process “has learnt enough”,
simulations must be stopped.
A supporting tool has been developed to drive the aforementioned process.
The adopted solution relies on a client/server paradigm (see Fig. 1.8):
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Figure 1.8: Message sequence chart for the Matlab/Ocean client/server syn-
chronization.
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• The client side is implemented in Matlab, relying on specific classes for
performance models and ACG, and on C++ libraries for generating and
manipulating SVM-based approximations. The ACG (and its sched-
uler) is thus implemented with a Matlab script, where all parameters
of I are set through a number of equations and disequations.
• The server side is based on the Ocean scripting language from Cadence
[22] to implement a program that simulates circuit configurations, ex-
tracts and post-processes output performance figures and finally sends
the results back to the client.
Synchronization is achieved through semaphores, while the SSH protocol
has to be used (through Cygwin on Windows) to transfer files since Mat-
lab runs on Windows machines whereas Cadence runs on Unix Workstations
(at present, both Cadence and Matlab can work efficiently on Linux, so the
characterization process could be done in a different way). The invocation of
Ocean is also done by Matlab, so the user needs only one Windows machine.
The main script, which controls the whole characterization process, is in Mat-
lab. First of all it calls the ACG script, which generates some configurations
κ, let’s suppose 100. Then it sends these configurations written in a text file
(DataFile1) to Ocean, together with another text file (DataReadyFile1) used
as semaphore. When the Ocean script (server) receives DataReadyFile1, it
reads DataFile1, sizes the schematic according to the first configuration κ1,
simulates it, gets output performances ζ1, writes them in a text file (Re-
sultsFile1), reads again DataFile1, simulates the second configuration κ2 and
so on. Once Ocean has simulated 100 κs (i.e. all received data), it sends
back ResultsFile1 to Matlab. Besides, it sends also a text file named Result-
sReadyFile1 to the client for synchronization. The number of results might
not coincide with 100 because of two main reasons:
1. The AP designer could have chosen to prune some results if for instance
some performances are out of defined bounds (e.g. power consumption
is too high or gain is too low or noise is too high, etc.). This is a
good idea because the ACG generates configurations using very simple
equations, so it is not guaranteed that they really will give good output
results after simulation.
2. Some simulations have been skipped because of environment (Cadence)
errors, so they have not provided any results.
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Due to the aforementioned considerations, when the ResultsReadyFile1 ar-
rives to Matlab, Matlab counts the number of results in ResultsFile1. If they
are above a threshold decided by the user, the SVM executes its post-process
on them. Otherwise, Matlab generates new data through the ACG and sends
them back to Ocean to obtain further results. This mechanism goes on un-
til the threshold is reached, thus creating some sub-cycles inside the main
process. This is done to be sure that the SVM makes its approximation on
a quite high number of ζs. Let’s suppose that the acceptable threshold is
80% of the received results (the threshold applies to the actual main cycle
of the characterization process). Then the desired results are 80 since the
generated κs were 100. Now suppose that the returned results are 50. Since
50 is half of 100, then Matlab makes the assumption that the server has a
rendering equal to 50%. Therefore, to reach the goal of 80 ζs, Matlab doesn’t
generate 80− 50 = 30 new κs, but (80− 50) · 2 = 60. In general terms, if α
is the percentual threshold, Mn is the number of results sent back by Ocean
in the n-th sub-cycle, and N is the number of the κ vectors generated in the
actual main cycle, this mechanism applies the following adaptive equation
until
j∑
n=0
Mn ≥ α ·N :
Zj = (α ·N −
j−1∑
n=0
Mn) · Zj−1
Mj−1
(1.7)
where Z is the number of configurations to be re-generated (thus Z0 = N) and
j = 1, 2, 3 . . . is the number of sub-cycle. Referring to the previous example:
α = 80%, Z0 = N = 100, M0 = 50, thus Z1 = (
80
100
· 100− 50) · 100
50
= 60.
As said before, after the tool exits from the sub-cycles explained above,
the SVM approximation of all received ζ vectors takes place. If the approxi-
mation of P is accurate enough (in the sense explained in Section 1.3), Matlab
stops the characterization process. Otherwise, the main cycle goes on start-
ing the second iteration (100 new configurations sent to Ocean, simulated,
etc.).
The generation of P usually ends when the number of simulation runs is
about 2000 or 3000 (an example of the learning process is reported in Fig.
3.8). Given this quite high number of iterations, a big effort was dedicated in
achieving robustness with respect of possible simulation crashes, eventually
providing also recovery mechanisms to resume the characterization process
without restarting from the beginning. These mechanisms are really used
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Figure 1.9: Graphic User Interface (GUI) main window.
only if the characterization is stopped by the user, because the tool has
proved to be very robust.
In order to customize the characterization of different platforms, the user
has to setup performance model parameters, provide an ACG scheduler (on
the client side) and customize an Ocean server template with specific simu-
lation setups and performance extraction code (on the server side). With a
little of familiarity with the simulator, however, it is possible to obtain most
of the code directly from the Analog Environment of Cadence, leaving to the
user a simple cut&paste task to finalize the server.
To assist the user through the characterization process, an interactive
Graphic User Interface (GUI) has been created exploiting Matlab abilities on
the client side. Fig. 1.9 shows a picture of the GUI main window. The GUI
allows the user to insert all the parameters necessary to Input and Output
space definition (to control configurations generation and characterization
process) and to explore simulation results. The form is divided into two
main parts: Simulation Settings and Plotting Window.
Fig. 1.10 shows the part of the GUI that is dedicated to control the
characterization process. The user can/must fill the following fields (some
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Figure 1.10: Part of the GUI dedicated to the characterization process setup.
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fields are mandatory because they change from AP to AP; some others can
be modified according to user’s needs or left as they are set by default):
1. Learning process and options: parameters for the SVM approximation
and options (for example to reload the characterization if previously
stopped before ending).
2. Number of simulations to run: minimum and maximum number of
simulations, number of data to send to Ocean at first cycle and at each
following one, threshold explained above.
3. Input and Output Space definition: size of I and O.
4. Information for Matlab-Ocean synchronization: the address of the re-
mote host (Unix Workstation), the user name to access to Unix, the
location of the password to access (the access is made through Private-
Public key method) and the location of the Windows and Unix work
folders.
5. Names of Ocean server and Matlab client scripts.
After completing the aforementioned form, the user can start the character-
ization process.
At the end of the characterization process, the user can exploit the Plot-
ting Window part to examine results. It allows the user to browse perfor-
mance models, visualize two dimensional projections of P and interactively
investigate (by zooming, visualizing mouse selected point coordinates, and so
on) what the relations among different performances are, therefore allowing
tradeoffs research. Each plot has the following features: crosses represent out-
put performances corresponding to simulated configurations; colorbar gives
informations about which performance values are achievable and which are
not, according to SVM approximation of P : negative values correspond to
different levels of unfeasibility, positive ones to different levels of feasibil-
ity (see also Section 2.3.4). Some GUI abilities to explore two dimensional
projections of P consist of:
• Visualizing a point corresponding to a chosen output performance con-
figuration: this is especially useful if the characterization process is
realized starting from a pre-existing design (that is our case), the per-
formances of which are already known. Choosing to visualize this per-
formances array, the user will be immediately able to compare new
designs with the “starting” design.
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• Dedicated zoom function: Matlab zoom function doesn’t work correctly
with this kind of graphic objects. The main problem is to obtain the
proper resolution and axes setting after the zoom has been performed.
This dedicated function solves this trouble and also allows the user to
set the desired axes ticks number.
• Visualizing at the same time all output performance values correspond-
ing to a selected point on figure: if the selected point belongs to O,
then the GUI shows directly the corresponding values; otherwise the
GUI evaluates the point belonging to O and nearest to the selected
one (nearest feasible point, called Nearest Neighbor in Section 3.9),
and then returns the corresponding values.
• Highlighting the selected point and the Nearest Neighbor.
• New Running Mode.
With New Running Mode we called a function that allows the user to enlarge
the space O by simply making use of the mouse: users can select a certain
region on the plot, in which they would like to get more performance results;
GUI memorizes all performance points inside that region, generates new ran-
dom κ configurations around those points and finally send them to Ocean to
run simulations automatically. At the end of this new characterization, the
space O and the figure present on the Plotting Window are updated, thus
allowing an immediate comparison between old and new O.
1.5 Conclusions
In this Chapter a new methodology and characterization framework for build-
ing Analog Platforms have been presented. A theoretical framework for auto-
matic performance approximation has been introduced, and a configuration
space pruning method has been developed with ACGs.
Chapter 2
Generation of Mixer Analog
Platform
This Chapter shows how an Analog Platform can be generated via the tool
described in Chapter 1. A mixer used in a receiver front-end for Universal
Mobile Telecommunication System (UMTS) applications has been exploited
as a case study.
2.1 The UMTS Receiver
2.1.1 The UMTS Standard
The lack of available spectrum for the civilian wireless communications man-
dates a multiple access technique to optimally exploit the limited resources.
The resource to be shared can be time (Time Division Multiple Access or
TDMA), power (Code Division Multiple Access or CDMA), or frequency
(Frequency Division Multiple Access or FDMA). Obviously, the actual sys-
tems can deploy in the same time two or more of these resources. For example
GSM uses a frequency division multiplexing (FDMA) for the allocation of
the frequencies, together with a time multiplexing (TDMA) allowing the use
of the same frequency range by eight users at the same time. In CDMA the
time slots and the frequency bands are the same for all users. The identifi-
cation of one user among the others in the same bandwidth is obtained with
a unique code sequence used to encode the information bearing signal. The
receiver, knowing the code sequence of the user, decodes the received signal
after the reception and recovers the original data. This is possible because
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the correlation of the user code with the one present at the mobile unit is
ideally one, while the cross-correlation with the other received codes is ideally
zero.
In order to meet the growing demands of subscribers for different kinds of
services, such as conferencing, multimedia, data base access, Internet, etc., it
is necessary to have higher data rates up to 2 Mb/s and more stringent Qual-
ity of Service (QoS) requirements with respect to first (1G), second (2G), and
second and a half (2.5G or 2G+) generations of cellular telephony. The idea
is to provide the same type of services everywhere, with the only limitation
being that the available data rate may depend on the location (environment)
and the load of the system. Therefore the third generation (3G) of cellular
systems was born to address these issues. In January 1998 the basic technol-
ogy for the Universal Mobile Telecommunication System (UMTS) Terrestrial
Radio Access (UTRA) system was selected by the European Telecommunica-
tions Standards Institute (ETSI). This decision contained the following key
elements:
• For the paired bands 1920-1980 MHz (uplink: mobile transmits, base
station receives) and 2110-2170 MHz (downlink: base station transmits,
mobile receives), Wideband Code Division Multiple Access (WCDMA)
technology shall be used in Frequency-Division Duplex (FDD) opera-
tion.
• For the unpaired bands of total 35 MHz, instead, Time Division CDMA
(TD-CDMA) technology shall be used in Time Division Duplex (TDD)
operation.
The presence of the uplink and downlink bands indicates that the UTRA
is a FDD system: working on different frequencies, it gives the opportunity
to transmit and receive at the same time. It must be noted that one of the
peculiarities of WCDMA systems is the time continuous transmission and
reception, which can cause problems in reception because of the high trans-
mitter signal leakage. Each paired band is divided into 12 channels centered
5 MHz apart from each other. Since the useful signal bandwidth is 3.84
MHz, then the difference between this band and the 5 MHz channel spacing
guarantees margins for interference reduction between different operators.
Overall, UMTS is a 3G full-duplex standard based on WCDMA that is
posing interesting challenges to the design community, mainly due to contin-
uous transmission and reception.
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Figure 2.1: Direct conversion UMTS receiver architecture. The shaded area
indicates the blocks considered in the case study.
2.1.2 Receiver Topology
A state-of-the-art UMTS fully integrated receiver front-end for mobile has
been used as a case study to developed APs, thus testing both the character-
ization methodology and the tool. The original design was provided by the
Electronic Engineering Department of the University of Pavia, Pavia, Italy
[23], [24], [25]. The front-end was designed with a 0.18µm STMicroelectronics
CMOS process. Fig. 2.1 reports a block diagram of the UMTS receiver. APs
have been developed for two topologies of LNA and one topology of mixer.
The transmission (TX) section is not implemented but it is reported since it
is the main source of interference for UMTS devices. The Local Oscillator
(LO), even though implemented in the original design, has not been modeled
during this thesis. The receiver exploit a Direct Conversion (DC) architec-
ture. This means that the input signal is mixed with an LO at the same
frequency, and translated directly to baseband. Since the bandwidth of the
signal in the downlink band is 3.84 MHz, the useful bandwidth at baseband
is 1.92 MHz. The main disadvantages of a DC Receiver (DCR) are DC off-
sets, flicker noise, LO leakage and even order harmonic distortions [26]. For
WCDMA applications, however, the DC conversion is very attractive because
DC offsets and low frequency noise have to be integrated over the large signal
bandwidth (1.92 MHz), so their relative importance is reduced [27]. The en-
tire mobile receiver is shown in Fig. 2.2 with different details. It includes the
antenna duplexer (a filter which strongly attenuates the interference signals
at half the wanted signal frequency), the balun (balanced-unbalanced exter-
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Figure 2.2: Block diagram of the whole receiver.
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nal circuit to convert the single ended signal at the output of the antenna to a
differential one), the LNA, the I&Q mixer (since the WCDMA technology ex-
ploits Quadrature Phase Shift Keying (QPSK) modulation in downlink, two
mixers driven by signals in quadrature have to be used), a programmable
VGA with 4th order Butterworth filter, a second VGA and finally a 6 bits
A/D converter. The LNA can be realized with a classical source inductance
degenerated LC resonant differential pair. The load is a resonant internal
LC tank, which does some filtering on the out-of-band blockers (strong and
unwanted adjacent channel interference signals), relaxing mixer linearity re-
quirements. Second order non-linearities are unimportant in the LNA case
as they are filtered off by the AC coupling between LNA and mixers. An
active mixer has been chosen in order to reduce the noise requirements of
the baseband blocks. Moreover, high linearities are difficult to achieve with
passive mixers. An output pole was fixed at a nominal frequency of 8 MHz
to alleviate the linearity requirements of the first VGA.
2.1.3 Some Useful Definitions
Each circuit can be considered as a non-linear system. If the power of the
input signal is low enough, devices behave in a nearly linear way and non-
linear contributions can be neglected. Hence only the fundamental harmonic
of the input signal appears on system output. On the contrary, if the power is
increased, harmonics different from the fundamental overcome the noise floor
and become noteworthy. In RF circuits the non-linear behavior has a very
high importance because non linear systems give rise to signal components
that were not present in the input. Therefore, a signal that is theoretically
out of the useful band might become an interferer due to its manipulation
by a non-linear device.
Let’s consider an input signal with the following form
x(t) = A1 cos (ω1t+ φ1) (2.1)
and suppose to model the non-linearity with a third order polynomial
y(t) = k1x(t) + k2[x(t)]
2 + k3[x(t)]
3 + . . .+ kM [x(t)]
M (2.2)
Under the assumption that A1 < 1 (an hypothesis usually referred to as
weakly non-linear behavior), the output of the circuit at the frequency nω1
will be ≈ (pnAn1kn) cos(nω1t + nφ1), where pn is a rational number and n =
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1, 2, 3, . . . ,M (see Section 2.3.6). The output at nω1 is thus proportional to
the n-th power of A1.
Now suppose to have an input like the one below:
x(t) = A1 cos (ω1t+ φ1) + A2 cos (ω2t+ φ2) (2.3)
In this case, also the so called intermodulation distortion is generated: the
second order non-linear behavior of the circuit gives rise to signals at fre-
quencies |ω1±ω2|, which increase with A1 and A2; the third order non-linear
behavior gives rise to signals at frequencies |2ω1 ± ω2|, which increase with
A21 and A2, and also to signals at |ω1± 2ω2|, which increase with A1 and A22,
and so on. In fact this is exactly true only if the non-linearity is of order
M ≤ 3, because orders higher than three produce components that cause
an increase (expansion) or a decrease (compression) of the aforementioned
amplitudes.
Being V out(±a,±b) the amplitude of the output of the non-linear system
at frequency ±aω1 ± bω2, the following definitions hold:
• Second Order Intermodulation Distortion:
IM2 ,
∣∣∣∣V out(1,±1)V out(1,0)
∣∣∣∣
A1=A2=A
(2.4)
• Third Order Intermodulation Distortion:
IM3 ,
∣∣∣∣V out(2,±1)V out(1,0)
∣∣∣∣
A1=A2=A
(2.5)
• Second Order Intermodulation Intercept Point , IIP2 , amplitude
A = A1 = A2 s.t. IM2 = 1
• Third Order Intermodulation Intercept Point , IIP3 , amplitude
A = A1 = A2 s.t. IM3 = 1
If M = 3 it is simple to demonstrate that the following hold (see 2.3.6):{
IM2 = |k2
k1
|A
IM3 = 3
4
|k3
k1
|A2 (2.6)
hence: {
IIP2 = |k1
k2
|
IIP3 =
√
4
3
|k1
k3
| (2.7)
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2.1.4 UMTS Tests
The following tests have to be performed to evaluate the main performances
of a mobile receiver for UMTS applications. These tests will be exploited in
Chapter 3 to optimize the entire front-end in power.
The starting hypotheses are:
1. TX power Class III
2. Duplexer TX to RX isolation = 44 dB
3. Duplexer insertion loss = 1.8 dB
The input signals to be used for each test are reported below:
1. Out-of-band IIP3:
the specification on the third order linearity of LNA and mixer is es-
sentially due to the presence of the transmitted signal leakage and to
an out-of-band blocker. The test must thus be done in the following
conditions:
• TX leakage = -30 dBm; frequency offset = 135 MHz
• Out-of-band blocker = -40 dBm; frequency offset = 67.5 MHz
The frequency offset is referred to the LO frequency at the lower bound
of the RX band, that is fLO = 2.1 GHz. Combining the aforementioned
frequencies and LO, the IM3 would fall at DC. Hence the tones must
be rearranged to move the IM3 to a useful baseband frequency, for
example 1 MHz.
2. In-band IIP3:
the linearity specification of LNA and mixer given by the intermodu-
lation test is much more loose than the one given by the out-of-band
test. Therefore this test is not an issue for the RF section of a UMTS
receiver. Anyway, the situation is the following:
• TX leakage = -48 dBm; frequency offset = 10 MHz
• Out-of-band blocker = -48 dBm; frequency offset = 20 MHz
The frequency offset is referred to any LO frequency inside the UMTS
band. As said before, the IM3 would fall again at DC. Hence the
aforementioned tones must be a little rearranged.
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3. IIP2:
this specification is determined by the leakage of the transmitted signal.
Therefore the test to be done is:
• TX leakage = -30 dBm; frequency offset = 135 MHz
The frequency offset is referred to the LO frequency at the lower bound
of the RX band, because this is the most critical situation. The IM2
arises from the WCDMA modulation. The test can be simulated by
using a DSB-SC signal, that is two tones with same power (-33 dBm).
The frequency offset between these two signals must be set to a proper
value, such that the intermodulation is reported (by the LO) to base-
band at a useful frequency (e.g. 1 MHz).
4. Gain:
to evaluate this performance, only one input signal is required:
• Useful signal = -30 dBm; frequency offset = 1 MHz
The frequency offset is referred to the LO frequency at the lower bound
of the RX band. The exact power of the signal is not an issue, on con-
dition that the receiver works linearly. The frequency offset is not an
issue as well: using 1 MHz is only to measure the output signal at 1
MHz, that is inside the useful baseband bandwidth. Nevertheless, dif-
ferent choices could be done, provided that the output signal frequency
is between 10 kHz and 1.92 MHz. The 10 kHz lower bound has been
considered according to [24].
5. Noise:
the total output noise of the whole receiver must be evaluated over the
band 10 kHz → 2.2 GHz (while the band of interest for mixer only is
10 kHz → 1.92 MHz).
Tab. 2.1 summarizes the UMTS tests described above, also reporting the
frequencies chosen during this thesis. The IM3 shown in table refers to the
out-of-band IIP3 test. With those choices, both linear gain and IM2 and
IM3 must be measured at 1 MHz at mixer output. The reasons of such
choices can be found in Section 2.3.4.
Present Chapter focuses on the details of the generation of mixer plat-
form, also illustrating the use of ACG. The description of a platform stack
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Performance Input Signals Local Oscillator
Gain f1 = 2.101 GHz, -30 dBm fLO = 2.100 GHz
IM2 f1 = 1.965 GHz, -33 dBm fLO = 2.100 GHz
f2 = 1.964 GHz, -33 dBm
IM3 f1 = 2.030 GHz, -40 dBm fLO = 2.100 GHz
f2 = 1.961 GHz, -30 dBm
Table 2.1: UMTS tests used for receiver performances.
generation is given in Chapter 3, showing how a higher-level receiver platform
can be built based on LNA and mixer ones.
2.2 Current-Commutating Mixers
The mixer used during this thesis is a current-commutating mixer. It is worth
spending a few words to give to the reader a short overview about this circuit
just to understand how it works. This kind of topology derives from the
Gilbert cell presented in [28]. Please do consider the single-ended balanced
CMOS circuit reported in Fig. 2.3. The small input signal vin (which is at
RF) is transformed into a current signal via the transconductor MRF . Then
the generated current iRF passes through the switching couple M1−M2 which
is driven in a differential mode by the Local Oscillator output VLO. Finally,
the current reaches R1 and R2 to produce the output voltage vout. M1 and
M2 can be considered as ideal switches at a first order analysis, since VLO is
a very large signal. Therefore the LO drives both MOSTs alternatively in
triode region, thus modulating the output current:
iout(t) , i2(t)− i1(t) = vin(t) · gmRF · gm1(t)− gm2(t)
gm1(t) + gm2(t)
(2.8)
where gmRF , gm1 and gm2 are respectively the transconductances of MRF ,
M1 andM2. This relationship can be expressed in a different form to highlight
the modulating action of the LO:
iout(t) = vin(t) · gmRF ·m(t) (2.9)
where
m(t) =
gm1(t)− gm2(t)
gm1(t) + gm2(t)
(2.10)
To understand the mixing action, let us make the simplifying assumption
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Figure 2.3: Single-balanced Gilbert cell.
for m(t) to be a square wave toggling between +1 and -1 with a 50% duty-
cycle and with the same period as the LO signal. This means that both M1
and M2 are on for 50% of the time. Besides, when M1 is on, M2 is off and
vice-versa. Although the results that will be derived apply rigorously only to
the case of a perfect square LO signal wave with 50% duty-cycle, they can be
easily extended to the case of a large amplitude sine wave LO (which is the
real case). Since m(t) is a periodic odd signal, it can be written as a Fourier
series with only odd coefficients:
m(t) =
+∞∑
n=−∞
cne
j2pin t
T0 (2.11)
where T0 =
1
fL0
, and: {
c2n+1 =
2
(2n+1)pi
c2n = 0
(2.12)
2.3 Mixer Platform 31
Therefore, the Fourier transform of m(t) is:
M(f) =
+∞∑
n=−∞
cn · δ(f − nfLO) (2.13)
Finally, supposing to have R1 = R2 = RL, the expression of Vout(f) comes
out to be the following:
Vout(f) =
+∞∑
n=−∞
cn · gmRF · Vin(f − nfLO) ·RL (2.14)
Defining the single sideband Conversion Gain (CG) of the mixer as the ratio
of the low-frequency output signal amplitude over the RF input signal am-
plitude, that is the gain between the low frequency signal at the output of
the switching pair and the high frequency signal at the RF transconductor,
the CG of the single-balanced Gilbert circuit is given by:
CG ,
|Vout(fLF )|
|Vin(fLF + fLO)| = c−1 · gmRF ·RL = gmRF ·RL ·
2
π
(2.15)
where fLF is one frequency inside the useful signal baseband bandwidth, i.e.
less than 1.92 MHz in the UMTS case. As will be shown next, the mixer used
for the UMTS receiver exploits a double balanced topology with differential
input transconductor (see Fig. 2.4). As a consequence, the expression of the
CG is a little bit different:
CG ,
|Vout(fLF )|
|Vin(fLF + fLO)| = (gm5 + gm6) ·RL ·
2
π
(2.16)
2.3 Mixer Platform
2.3.1 Mixer Input Space Definition
As explained in Section 2.1, the original mixer is an I&Q mixer for direct
conversion [24]. It downconverts the input signal frequencies shifting them
by about 2.1 GHz (Local Oscillator tone) downwards. For characterization
aims, considering both branches is not an issue. Therefore, a schematic with
only one branch is used as it is reported in Fig. 2.4. We defined the input
space I to include biasing currents and MOS sizes, since they most have
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Figure 2.4: Mixer schematic used in the UMTS receiver.
an influence on CG, IIP2 and IIP3 performances. Let Ln and Wn be re-
spectively the length and the width of the MOSFET Mn. RA and RB don’t
have a considerable influence on mixer performances (the same for decou-
pling capacitors) so they are kept constant and equal to 10 kΩ. Minimum
mismatch between right and left side is instead a fundamental requirement.
Besides, current mirrors have been chosen to have unity gain. Therefore each
MOSFET size has been parameterized on condition that the following hold:
W1[L1] = W2[L2] = W3[L3] = W4[L4], W8[L8] = W7[L7], W5[L5] = W9[L9],
W6[L6] = W10[L10] = W11[L11]. Hence, the overall mixer shows perfect sym-
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metry. However, to perform IIP2 measurement by simulation, it is necessary
to introduce a mismatch between left and right branch. As shown in Sections
2.1.3 and 2.2, the mixer is a non-linear system. Therefore its second order
distortion must be evaluated to measure IIP2. This means that the square
of the input signal is the contribution of interest. Suppose that f1 ≈ 2 GHz
is the frequency of the RF input signal, then 2f1 and 0 (DC) are the second
order distorsion output frequencies. Since the mixer shifts these frequencies
by fLO ≈ 2 GHz, they both reach the output of the mixer at 2 GHz (2f1 is
downconverted to 2f1 − fLO, while 0 is upconverted to 0 + fLO). However
the mixer has a 1.92 MHz useful bandwidth, so the second order distorsion
at 2 GHz is canceled by the filtering. On the contrary, if the mixer is not
perfectly symmetrical (and this is the real situation) and a little mismatch is
forced while performing simulations, then the non-linearity at DC can pass
through the mixer without being upconverted. Therefore it appears at mixer
output and can be measured at DC. In fact the second order contribution is
not really at DC but at low frequency, because the input signal is given by
two tones close in frequency (as Tab. 2.1 shows). Anyway the concept is the
same. A 3σ constant mismatch (worst case) has thus been considered based
on technology data of mismatch distribution. Then a voltage generator (the
value of which has been fixed to about 15nV√
WL
) has been placed on one MOST
gate of the transconductor to provide a mismatch between left and right side
[29].
Inductors and capacitors have been varied to test performances over dif-
ferent area occupations. LSINK and CSINK must act as an impedance with
a resonance frequency fc very close to the input signal one, so they have
been vary by keeping their product constant at the value of 5.74e-21, which
gives a fc equal to 2.1 GHz. The LfCf filter has instead the purpose of
lowering second order distortion products. So its fc has been fixed to double
the local oscillator frequency (i.e. 4.2 GHz), thus obtaining a LFCF product
equal to 7.18e-22. The RLCL output filter affects CG and has a pole at
4.65 MHz. This pole doesn’t change during the characterization process (i.e.
RL · CL = 3.74e-8), but RL and CL do (to explore area occupation). Irefp
and Irefn also belong to I. Overall, considering all parameters (some not
shown in Fig. 2.4) the input space dimension equals 20.
2.3.2 Mixer Analog Constraint Graph
As reported in Section 1.2, the mapping function φ : I → O that is used
to sample I is obtained by means of complete circuit simulation. Therefore
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Input Parameter Min Max
Irefp 100 µA 3 mA
Irefn 100 µA 5 mA
L 0.2 µm 1 µm
W 10 µm 600 µm
RL 50 Ω 2 kΩ
Inductors 0.65 nH 11 nH
Table 2.2: Mixer input parameters bounds.
the ACG doesn’t have to be made up of a set of many complex equations
accounting for each possible relation between I and O. The aim of the
Platform designer when writing ACG is not to carry out an optimal design,
but only to obtain good working circuit configurations to minimize Ieff in a
simple way, leaving to the schematic simulator the task of performing φ(·).
Hence in mixer ACG case we have made the choice of using few and simple
equations mainly to obtain good biasing configurations.
First of all, input transconductor MOSTs (i.e. M5, M6, M9, M10) are
imposed in saturation region and their currents are computed through the
following equations:
|VDS| − |VGS − VT | − 150 mV ≥ 0 (2.17)
ID(1 + ǫID)− k|VGS−VT |
2
1+θ|VGS−VT | = 0 (2.18)
k − WµCox
L
= 0 (2.19)
θ − 1
EsatL
= 0 (2.20)
where carriers velocity saturation is accounted for (Esat is velocity saturation
electrical field) in Eqn. (2.20), and a safety margin of 150 mV has been taken
in (2.17). Since in the region of interest Eqn. (2.18) provides a 30% error
(see Section 2.3.3), ǫID has been set to a zero mean normal variable with
σ = 0.1.
Switching MOSTs (M1, M2, M3, M4) must instead work at the edge of
conduction region introducing the constraint |VGS − VT | ≥ 100 mV.
Finally, KCL at node 1 and KVL on the input transconductor and the
switching pairs have been imposed:
Irefp < Irefn (2.21)
Vdd − VDS7 − VDS5 − VDS6 = 0 (2.22)
Vdd −RLId1 − VDS1 − VDS6 = 0 (2.23)
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LNA Mixer Receiver
Maximum Linear Gain Conversion Gain (CG) Gain
Noise Figure Input Referred Noise Output Noise
Gain Central Frequency (f0) IIP2 IIP2
IIP3 IIP3 IIP3
Power Consumption Power Consumption Power Consumption
Area Area Area
Mixer Input Capacitance Input Capacitance
Quality factor (Q = f0
BW
)
Table 2.3: Output Performance Space for LNA, mixer and receiver.
where Irefp , Irefn and Id1 satisfy (2.18).
Some constraints have been also imposed based on small signal analysis,
exploiting an analytic expression of CG:
CG ≈ 20 log 2(gm5+gm6)RL
pi
> 5 (2.24)
gmz(1 + ǫgmz)− kz |VGSz−VTz |(2+(θz+γ)|VGSz−VTz |)2m(1+(θz+γ)|VGS−VTz |)2 = 0 (2.25)
where z equals 5 or 6, while m = 1.3 and γ = 0.8 have been chosen. To have
a more accurate evaluation of gm, both velocity saturation and mobility
reduction due to vertical field have been taken into account, and ǫgmz has
the same features of ǫID . Since CG estimation is subjected to error, this
constraint must not be too tight. Fig. 2.5 shows a part of mixer ACG. The
graph is made by means of Stateflow, which is a toolbox of Matlab. This
software is very suitable to draw ACGs, even though its functionalities have
nothing to do with Analog Platforms. The nodes of the graph are drawn as
rectangles with rounded corners. The constraints described with Eqn. (1.2)
are instead reported as rectangles with tick edges. Relations between nodes
and equations are taken into account via arrows. Since the ACG has different
hierarchical levels, the arrows going out from the edges of the figure represent
relations between this level and another one.
The ACG have been scheduled to generate κ vectors according to Section
1.2. With regard to Eqn. (1.1), variations have been applied by starting from
the original design sizing. Table 2.2 shows the choices done. The following
parameters have been chosen as initial marked nodes: L1, RL, Irefn, L6,
Irefp, L5, W5, VG5 and L7. This means that the scheduling starts by these
nodes, by assigning a pdf to them. These parameters will hence be the
first sized ones. Their values have been achieved by exploiting a uniform
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Figure 2.5: Part of the ACG of the mixer. Figure shows the relations that
are imposed on mixer transconductor biasing.
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Figure 2.6: Representation of a part of mixer ACG scheduling. The schematic
of the mixer is reported together with some nodes and constraints.
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Figure 2.7: Examples of results given by mixer ACG scheduling. 3000 con-
figurations were generated with mixer ACG, then histograms of results are
shown here. The number of occurrences of the current Irefn is reported on
the left, while the histogram of the width W6 is placed on the right.
distribution between their minimum and maximum bounds (see Tab. 2.2).
Starting from the aforementioned initial markings, Eqns. (2.18) and (2.22)
have been used to find M5 and then M7 sizing. Afterwards Eqns. (2.18),
(2.22) and (2.23) allows to size respectively M6 and M1. Fig. 2.6 graphically
describes a part of the scheduling process. Nodes are reported in circles,
while constraints defined with Eqn. (1.2) in blue rectangles. Initial marked
nodes are filled with light blue, the other ones are in yellow. Starting from
Irefn and W6, VGS6 is found via the equation for MOST in saturation region.
W5 and Irefp allows to set VGS5 . Then VGS7 can be fixed through VGS5 , VGS6 ,
Vdd and the constraint on the bias of the left branch of the mixer. Similar
considerations can be made for all other nodes.
In Fig. 2.7 the reader can find two examples of the results obtained by
the scheduling of mixer ACG. The plots are referred to the biasing current
Irefn and the width of the MOST M6 (3000 configurations). The histograms
show that the ACG drives Irefn towards a mean value near to 2 mA (mean =
2.0306 mA, standard deviation = 1.0054e−3), while most of generated W6 are
below 180µA (mean = 163.69µA, std = 123.84e−6). It is worth noting how
the ACG scheduling acts like a sort of “band pass filter” on Irefn, whereas
it acts like a “low pass filter” on W6.
To evaluate the effectiveness of ACG, we have estimated the volume of I
and Ieff with Montecarlo integration. Overall, the above constraints resulted
to shrink the input space to
Ieff
I ≈ 3 · 10−8, one order of magnitude lower
than in the LNA case (see Tab. 2.4) since looser constraints were exploited.
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Figure 2.8: Test-bench used to get the I−V characteristic of a single NMOS
device.
2.3.3 Validation Of ACG Constraints
An automatic mechanism very similar to the characterization tool presented
in Section 1.4 was exploited to compare Eqn. (2.18) to the I−V characteristic
of MOSTs computed via simulation. Please do consider the simple test-bench
shown in Fig. 2.8. The biasing of an NMOS transistor is considered, but
very similar considerations can be done for a PMOS device as well. The
sources V0 and V2 supply the proper voltages to bias the parasitic diodes of
M0 in reverse conduction. Even though this is not exactly true, consider that
one diode is placed between drain and bulk of M0, while a second diode is
placed between source and bulk. Hence the reverse conduction current can
flow through those diodes. Besides, this is useful to check if the device under
test exploits a non-correct model: if a parasitic diode has been placed with
anode and cathode upside-down, then the diode will be crossed by a very
high current (also when VDS = 0). This would not happen if V0 and V2 were
shorted, because the voltage across both diodes would be null. V1 is only a
probe to measure the current flowing through the bulk. Moreover, width and
length of M0 are substituted with two parameters W and L. The aim of this
circuit is to get some ID − VDS characteristics as a function of VGS and WL .
So the user must choose what ratios W
L
are interesting and what VDS and
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VGS ranges must be covered. A Matlab script was thus written to execute
the following operations:
1. Choosing VDSmin , VDSMAX and the number of steps N between them.
2. Choosing VGSmin , VGSMAX and the number of steps M between them.
3. Choosing (W
L
)min, (
W
L
)MAX and the number of steps K between them.
4. Writing these information in a text file (DataFile).
5. Running Ocean on the Unix workstation via a remote command.
6. Sending to Ocean the aforementioned information together with a file
DataReadyFile used for synchronization, and waiting for simulation
results.
7. Getting simulation results when they are ready and then post-processing
them to plot all characteristics.
8. Plotting Eqn. (2.18) (with ǫID = 0) on the same figure (i.e. with same
VDSmin , VDSMAX , VGSmin , VGSMAX , (
W
L
)min, (
W
L
)MAX , N , M and K) to
compare Spectre results with the simplified equation used in the ACG.
From the Unix side, an Ocean script have also been provided to perform the
instructions below:
1. Reading the first W
L
from the file DataFile, and setting that value in
the netlist used for simulation.
2. Performing a parametric DC sweep analysis between VDSmin and VDSMAX
with step N , and between VGSmin and VGSMAX with step M .
3. Getting the value of ID at each point of the sweep, and write it in a
text file (ResultsFile).
4. Going to the following step if no more W
L
are written in DataFile;
otherwise reading next ratio and going again to step 2.
5. Sending results to Matlab together with a file ResultsReadyFile used
for synchronization.
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Figure 2.9: Comparison between I−V characteristics achieved from Spectre
and from simplified equations.
Therefore the whole process is driven by Matlab from the beginning to the
end, and there’s no need for the user to move to the Unix workstation. A
typical plotting that can be achieved via the characterization of an NMOS
device is reported in Fig. 2.9, where W=150 µm and L=200 nm (analogous
plots will be automatically obtained for all W
L
ratios selected by the user).
The first graph at the top shows the ID vs. VDS characteristic both for
Spectre and for Matlab (Eqn. (2.18)). Horizontal curves are obtained from
Matlab, whereas the other ones from Spectre. Curves with same colors and
styles correspond to same VGS. Just below it’s illustrated the difference
on ID between Spectre and Matlab as a percentage error vs. VDS. Since
Eqn. (2.18) is used to model NMOS behavior in saturation region only, the
error is obviously high at low VDS while it lowers as VDS goes up. Even
though it is not evident from figure, the maximum error on ID in saturation
region is about 30%. The third graph reports the NMOS transconductance
corresponding to only one characteristic, both for Spectre and for Matlab
(Eqn. (2.25) with ǫgmz = 0) vs. VDS. The pink line is generated from
Matlab whereas the blue one from simulation. The percentage error between
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Platform dim(I) dim(O) Ieff/I Time #Sim
nLNA 11 8 < 1.9 · 10−7 50h 2080
npLNA 13 8 < 3.9 · 10−7 52h 2480
Mixer 20 7 < 3.8 · 10−8 81h 2240
Table 2.4: Characterization process results. Ieff/I measures the effective-
ness of ACG constraints in reducing the number of simulations required for
performance model generation.
them is drawn in the last graph at the bottom. In this case the error on gm
in the interesting range of VDS (i.e. transistor in saturation region) is about
40%.
2.3.4 Mixer Performance Model
The characterization process takes about 2-4 days on a Sun Blade 1000 Work-
station. The used schematic simulator was SpectreRF ([30], [31]), while the
number of performed simulations was about 2000-3000. Since the number of
simulations to perform is very high, Ocean script writing and output param-
eters choice have been done with much care to make each simulation time as
short as possible. What is more, mixer simulations tend to be costly because
of the direct conversion behavior. Indeed, UMTS standard tests require to
perform PSS analyses with low beat frequencies (the so called beat frequency
is given by the great common divider of the frequencies of all signals intro-
duced in that kind of analysis): input signal frequencies are very close to
the local oscillator one, so the simulator beat frequency is about 15 Mhz.
This increases execution time because PSS analyses with multiple tones may
be required, and the analysis cost is a strong function of the PSS beat fre-
quency. Therefore, in order to extract performance parameters and maintain
model accuracy, the testing frequencies have been rearranged so that larger
beat frequencies could be achieved. Besides, intermodulation products have
been measured in input signal ranges that allow intercept point computation
without requiring PSS sweeps, and also allowing looser simulation tolerances
to be used. Overall, beat frequencies and tolerances have been increased by
two and one order of magnitude respectively, obtaining a 70% time saving
with a maximum error in intercept points of 0.8 dBm, perfectly suitable for
behavioral model use.
More in detail, two main solutions have been adopted at the aim of saving
execution time:
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Figure 2.10: Two dimensional projection of mixer O.
1. A careful frequency planning:
to perform intermodulation tests, two input tones very close in fre-
quency must be used according to Section 2.1. Suppose to use f1 =
1.965 GHz and f2 = 1.964 GHz for the IIP2 measurement as shown
in Tab. 2.1 with reference to the whole receiver. Performing such a
simulation using a PSS analysis with those input tones plus the local
oscillator at fLO = 2.1 GHz (three large signals), the beat frequency is
1 MHz and the simulation speed is very low (the whole mixer output
space measurements are terminated in tSIM = 300s). On the con-
trary, using PSS+PAC analysis (PSS with the first (large) input tone
and PAC with the second (small) one) the beat frequency rises to 15
MHz, saving execution time. A further improvement can be obtained
lightly shifting the input tone frequencies: using f1 = 1.960 GHz and
f2 = 1.959 GHz, the beat frequency becomes 140 MHz and simulation
proceeds very quickly (tSIM
∗ = 70s < tSIM
4
). The error introduced by
this way is a negligible one: the IIP2 difference between one measure
and the other is less than 0.8 dBm. The situation is shown in Fig. 2.11.
The black curve represents the results if SpectreRF tolerances are set
at the default values (reltol = 1e-3, vabstol = 1e-6), while red and
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Figure 2.11: Comparison among different measures of mixer second order in-
termodulation distortion (IM2). VRF is the input signal power while Second
Order Power is mixer output at 1 MHz.
blue ones have been performed with lower tolerances (reltol = 1e-5,
vabstol = 1e-8). The use of looser tolerances even more would lower
execution time. This choice could also be done because in the working
range (i.e. for VRF between -40 and -10 dBm) the black plot maintains
good agreement with others.
Similar considerations are valid also for the IIP3 test. With the choice
reported in Tab. 2.1, the beat frequency is 70 MHz if the PSS is
performed with fLO and f1 as large signals, while the only tone in PAC
is f2. Another possibility could be for example f1 = 2.0325 GHz and
f2 = 1.964 GHz, but this would provide only 7.5 MHz of beat frequency.
Since the biasing point and the linearity of the whole mixer depend on
the PSS analysis, it should be more correct if the -30 dBm input was
inserted in PSS in place of f1, because of its greater power. However
the beat frequency given by 2.1 GHz and 1.961 GHz would be lower
than 70 MHz. Further, the IM3 output tone would not be at 1 MHz.
Therefore the first solution was adopted.
2. The choice of measuring IM2 and IM3 instead of IIP2 and IIP3:
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to make a measure of IIP3 (IIP2) we should sweep the input power on
a certain range, then extrapolate first and third (second) order output
responses with a line from the point where their slopes are respectively
1 and 3 (2) on a logarithmic scale. This work has been done and it
has been found out that proper slopes exist in a quite wide range (i.e.
40-50 dBm). So the choice of performing the measurement only with
an input power corresponding to the middle of that range has been
done. For sure this range changes among one circuit configuration and
another, but our claim is that the slopes at the selected point do not.
This is a great advantage because allows one only PSS analysis to be
performed (which takes most of each characterization time), instead of
five or six in the sweep case.
Mixer output performance figures are reported in Tab. 2.3. Even though
the performance Area belongs to O, it has not been measured by using the
circuit simulator. It has been estimated thanks to a Matlab script: MOST
areas have been chosen to coincide with the W · L product; resistors and
capacitors have been treated as square ones; finally spiral shaped inductors
have been assumed [25].
Fig. 2.10 shows a two dimensional projection of P . The crosses corre-
spond to simulated configurations (e.g. 2000-3000 points as said before). The
colorbar gives some information about SVM approximation: negative values
correspond to different levels of unfeasibility, positive ones to different levels
of feasibility. For example this means that you can’t find any sizing for this
topology that will allow you to obtain Power = 0.0081 and CG = −35. On
the contrary, you can find with a very high probability a sizing that will give
you Power = 0.027 and CG = −35, even though you don’t have any cross
in that point. This picture thus shows what a powerful approach this is.
Besides, it is easy to see where the scheduling of the ACG drives simulations.
2.3.5 Mixer Behavioral Model
A non-linear behavioral model has been used to describe the mixer at a
system level. As explained in Section 1.1, performance models are used to
define behavioral model parameters. Mixer behavioral model is structured
as a Volterra baseband-equivalent model with two different paths for linear
and intermodulation signals, as described in [32]. Since the direct conversion
mixer exhibits a low pass behavior due to the RLCL load, the linear path
consists of a linear gain stage and a first order low-pass filter. The linear
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Parameter Analysis
CG, IRN PSS: fLO = 2.100 GHz, -40 dBm
PAC: f1 = 2.100 GHz → 2.103 GHz, -40 dBm
PNOISE: 10 kHz → 1.920 MHz
IM2 PSS: f1 = 1.960 GHz, -63 dBm; fLO = 2.100 GHz
PAC: f2 = 1.959 GHz, -63 dBm
IM3 PSS: f1 = 2.030 GHz, -69 dBm; fLO = 2.100 GHz
PAC: f2 = 1.961 GHz, -69 dBm
Table 2.5: Mixer performance evaluation setup.
performance indices are obtained by measuring CG(f) both at DC and at
1 MHz through simulation. The non-linear path is accounted for by a third
order polynomial (which includes the even coefficient k2 to evaluate the IM2
of the whole receiver). The polynomial coefficients are obtained according
to:
y = k1x+ k2x
2 + k3x
3 (2.26)
k1 = CG(1 MHz) (2.27)
k2 =
IM2(1 MHz)
V (1.960 GHz)·V ∗(1.959 GHz) (2.28)
k3 =
4
3
IM3(1 MHz)
V 2(2.030 GHz)·V ∗(1.961 GHz) (2.29)
where CG, IM2, IM3, and V are measured through simulations. CG is eval-
uated at 1 MHz to maximize accuracy on linear tests according to Tab. 2.1.
V is the differential voltage measured at mixer input (the asterisk indicates
the complex conjugate). In order to evaluate second order intermodulation
products, a constant 3σ worst case mismatch has been enforced. Mixer mea-
surements setup is reported in Tab. 2.5. The IRN is needed to obtain the
total output noise of the whole receiver through the following equation:
Nout = (IRN ·
√
2 +NoutLNA) · CG(1 MHz)2 (2.30)
where NoutLNA is get from LNA characterization (see Section 3.3). The IRN
is not really measured directly from simulation, but computed as:
IRN =
mean(NoutMix)
CG(1 MHz) · √2 (2.31)
where mean(NoutMix) is the average output noise at mixer output and it is
integrated over the PNOISE analysis range 10 kHz → 1.920 MHz.
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To evaluate CG both at DC and at 1 MHz (to fit the aforementioned
linear filtering using two points), the PAC analysis sweeps between 2.100
and 2.103 GHz. All frequencies were set following the same considerations
described in Section 2.3.4. Please do note the different values of the signal
powers in Tabs. 2.5 and 2.1. This demonstrate the high flexibility of the
AP based design: it is not mandatory using the same settings both to test
the whole system and to characterize the single blocks. The mixer can be
characterized whatever you want, provided that its behavioral model is as
accurate as needed for a system level analysis. The tests to be performed on
the whole receiver will then be executed exploiting the behavioral models of
all blocks. Thus it is not necessary to perform the UMTS tests of Tab. 2.1 to
generate the mixer Platform. In this case, the frequencies chosen to simulate
the mixer were the same as the ones needed to get receiver performances, but
this is only because they are convenient to speed up simulations. Different
choices could also be done. The powers are instead very different. In fact
the value of the input signal power was selected according to Section 2.3.4,
by sweeping it over a wide range and then choosing the middle of the linear
zone. For example Fig. 2.12 shows a possible comparison between the third
order intermodulation product of the mixer provided by Spectre and by the
behavioral model. In this case a power of -30 dBm should be chosen to make
the characterization of the mixer (whereas -69 was used in Tab. 2.5). The
agreement is good over a 40 dBm range, that is a good result considering
that the linear range between -50 and -10 dBm would comprise in practice
the useful input power.
The performance model generation required 2240 simulations and pro-
vided SVM approximations summarized in Tab. 2.4. Maximum conversion
gain is 21dB, while minimum input referred noise is 1.6 nV/
√
Hz. Mixer
IIP2 was finally constrained to be less than 80 dBm, even if the simulated
contribution to IIP2 due to mismatch potentially provides larger intercept
points, since considerations about other sources of IIP2 not modeled in the
characterization process (such as RF-LO coupling through bonding) indicate
that IIP2 larger than 80 dBm are very unlikely to be actually obtained [29].
2.3.6 Implementation of Mixer Behavioral Model
The model described so far was then implemented in Matlab and Simulink,
which is a sub-tool of Matlab. Three kinds of implementations were realized:
1. Equivalent Baseband Continuous Time Model
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Figure 2.12: Comparison between IM3 provided by Simulink and Spectre.
VRF is input signal power (two tones with same amplitude), while Third
Order Power is mixer output at base-band.
2. Equivalent Baseband Discrete Time Model
3. Frequency Model
The use of Equivalent Baseband models is a must, because UMTS working
frequencies are around 2 GHz and managing sinusoids of such frequencies in
time-domain models highly worsens simulation time.
The Discrete Time Model provides a further improvement to the system
speed: execution is faster than using continuous time models especially if
you need to use some high Q filters and if the sample time is almost large.
A picture of the Time Discrete Model of the mixer is reported in Fig. 2.13
(but almost the same can be said for other types of models). The input block
may be a signal generator or a previous system block (such as the LNA, for
instance). When excited with a pure sinusoid, a N th order non-linear system
gives responses at the first N harmonics of the input tone. Otherwise, if the
input signal is quasi-sinusoidal, the output steady state response is the sum
of N quasi-sinusoidal signals, each centered around one harmonic of the input
carrier. So this model works properly only if the quasi-sinusoidal signal is a
narrowband signal [33], that is all calculations are valid only if the following
2.3 Mixer Platform 49
 
 
Up-Sample 
 
Non Linearity & 
Filters 
 
Low Pass Filter 
 
Down-Sample 
 
Output Probe 
 
Input 
Figure 2.13: Block diagram of the Time Discrete Model of the mixer.
holds:
Bin ≤ FS
2N
(2.32)
where Bin is the input signal bandwidth, FS the sample frequency and N the
non-linearity order. Therefore the Up-Sample block is a must because it sets
the proper FS. We have drawn optional blocks in light blue: they are useful
to lower FS so that the block Output Probe works at a higher sample time
(saving execution time). This is possible only because in a direct conversion
mixer (this is the case) the desired output signal is at baseband, i.e. only
frequencies below 1.92 MHz (for UMTS) are useful.
Frequency models are the least generic ones because they manage only
pure tones (quasi-sinusoidal signals are not allowed). Nevertheless, this is the
case for the UMTS tests because only pure tones are used as input signals.
Simulink has a very user-friendly GUI, so it is very useful to realize con-
tinuous and discrete time models. On the contrary, frequency models can
easily be made by directly exploiting Matlab features.
Overall, this last implementation was used for receiver optimization (see
Chapter 3), since it ensures the lowest execution time (only simple sums and
products of matrices are performed). Generally speaking, each input signal
can be represented by the following relationship:
xi(t) = xDCi + Ai cos (ωit+ φi) (2.33)
In a continuous time model, this signal could be directly inserted in y(t):
y(t) = k1x(t) + k2[x(t)]
2 + k3[x(t)]
3 (2.34)
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where x(t) comprises all input signals:
x(t) =
∑
i
xi(t) (2.35)
In a discrete time model, the signal has to be sampled at TS = 1/FS, giving:
y(m · TS) = k1x(m · TS) + k2[x(m · TS)]2 + k3[x(m · TS)]3 (2.36)
where m = 1, 2, 3, . . . Therefore three pieces of information have to be pro-
vided to Matlab if a frequency model has to be used: xDC , ω and φ. In
the aforementioned cases, these are embedded in x, thus no further effort is
needed. For the frequency model, instead, they have to be provided by some
different way. First of all, since UMTS tests need only pure tones, xDC is
always null. x was thus represented by an array:
x =


f1 A1e
jφ1
f2 A2e
jφ2
f3 A3e
jφ3
...
...

 (2.37)
The first column of the array gives the frequencies of all input signals, while in
the second column there are the corresponding complex vectors which report
module and phase. Therefore the calculations needed to execute the non-
linearity and find y will be performed by properly manipulating the second
column. At the end of this work, also the output of the block will be in the
array form. This representation was used not only for the mixer, but also
to propagate all signals through all blocks of the receiver (i.e. the LNA and
the interface between LNA and mixer) as described in Chapter 3. To obtain
the response of a 3rd order non-linear block to an input like x, consider the
following “simple” case:
x(t) = A1 cos (ω1t+ φ1) + A2 cos (ω2t+ φ2) (2.38)
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Hence:
y(t) = k1[A1 cos (ω1t+ φ1) + A2 cos (ω2t+ φ2)] + k2[A1 cos (ω1t+ φ1)+
+A2 cos (ω2t+ φ2)]
2 + k3[A1 cos (ω1t+ φ1) + A2 cos (ω2t+ φ2)]
3 =
= k1A1 cos (ω1t+ φ1) + k1A2 cos (ω2t+ φ2) + k2A
2
1[cos (ω1t+ φ1)]
2+
+k2A
2
2[cos (ω2t+ φ2)]
2 + 2k2A1A2 cos (ω1t+ φ1) cos (ω2t+ φ2)+
+k3A
3
1[cos (ω1t+ φ1)]
3 + k3A
3
2[cos (ω2t+ φ2)]
3 + 3k3A
2
1[cos (ω1t+
+φ1)]
2A2 cos (ω2t+ φ2) + 3k3A
2
2[cos (ω2t+ φ2)]
2A1 cos (ω1t+ φ1) =
= k1A1 cos (ω1t+ φ1) + k1A2 cos (ω2t+ φ2) + k2A
2
1
(
1+cos (2ω1t+2φ1)
2
)
+
+k2A
2
2
(
1+cos (2ω2t+2φ2)
2
)
+ 2k2A1A2
(
cos ((ω1+ω2)t+φ1+φ2)
2
+
+ cos ((ω1−ω2)t+φ1−φ2)
2
)
+ k3A
3
1
(
3 cos(ω1t+φ1)+cos(3ω1t+3φ1)
4
)
+
+k3A
3
2
(
3 cos(ω2t+φ2)+cos(3ω2t+3φ2)
4
)
+ 3k3A
2
1[cos(ω1t+ φ1)]
2A2 cos(ω2t+ φ2)+
+3k3A
2
2[cos(ω2t+ φ2)]
2A1 cos(ω1t+ φ1) = k1A1 cos (ω1t+ φ1)+
+k1A2 cos (ω2t+ φ2) +
k2A
2
1
2
+
k2A
2
1
2
cos(2ω1t+ 2φ1) +
k2A
2
2
2
+
+
k2A
2
2
2
cos (2ω2t+ 2φ2) + k2A1A2 cos((ω1 + ω2)t+ φ1 + φ2)+
+k2A1A2 cos((ω1 − ω2)t+ φ1 − φ2) + 34k3A31 cos(ω1t+ φ1)+
+1
4
k3A
3
1 cos(3ω1t+ 3φ1) +
3
4
k3A
3
2 cos(ω2t+ φ2) +
1
4
k3A
3
2 cos(3ω2t+ 3φ2)+
+3
2
k3A
2
1(1 + cos(2ω1t+ 2φ1))A2 cos(ω2t+ φ2) +
3
2
k3A
2
2(1+
+ cos(2ω2t+ 2φ2))A1 cos(ω1t+ φ1) = k1A1 cos (ω1t+ φ1)+
+k1A2 cos (ω2t+ φ2) +
k2A
2
1
2
+
k2A
2
1
2
cos(2ω1t+ 2φ1) +
k2A
2
2
2
+
+
k2A
2
2
2
cos (2ω2t+ 2φ2) + k2A1A2 cos((ω1 + ω2)t+ φ1 + φ2)+
+k2A1A2 cos((ω1 − ω2)t+ φ1 − φ2) + 34k3A31 cos(ω1t+ φ1)+
+3
4
k3A
3
1 cos(3ω1t+ 3φ1) +
3
4
k3A
3
2 cos(ω2t+ φ2) +
3
4
k3A
3
2 cos(3ω2t+ 3φ2)+
+3
2
k3A
2
1A2 cos(ω2t+ φ2) +
3
2
k3A
2
1A2
(
cos((2ω1+ω2)t+2φ1+φ2)+cos((2ω1−ω2)t+2φ1−φ2)
2
)
+
+3
2
k3A
2
2A1 cos(ω1t+ φ1) +
3
2
k3A
2
2A1
(
cos((2ω2+ω1)t+2φ2+φ1)+cos((2ω2−ω1)t+2φ2−φ1)
2
)
=
= k1A1 cos (ω1t+ φ1) + k1A2 cos (ω2t+ φ2) +
k2A
2
1
2
+
k2A
2
1
2
cos(2ω1t+ 2φ1)+
+
k2A
2
2
2
+
k2A
2
2
2
cos (2ω2t+ 2φ2) + k2A1A2 cos((ω1 + ω2)t+ φ1 + φ2)+
+k2A1A2 cos((ω1 − ω2)t+ φ1 − φ2) + 34k3A31 cos(ω1t+ φ1)+
+1
4
k3A
3
1 cos(3ω1t+ 3φ1) +
3
4
k3A
3
2 cos(ω2t+ φ2) +
1
4
k3A
3
2 cos(3ω2t+ 3φ2)+
+3
2
k3A
2
1A2 cos(ω2t+ φ2) +
3
4
k3A
2
1A2 cos((2ω1 + ω2)t+ 2φ1 + φ2)+
+3
4
k3A
2
1A2 cos((2ω1 − ω2)t+ 2φ1 − φ2) + 32k3A22A1 cos(ω1t+ φ1)+
+3
4
k3A
2
2A1 cos((2ω2 + ω1)t+ 2φ2 + φ1) +
3
4
k3A
2
2A1 cos((2ω2 − ω1)t+ 2φ2 − φ1)
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Frequency Amplitude Phase
0
k2A
2
1
2
+
k2A
2
2
2
0
ω1 k1A1 +
3
4
k3A
3
1 +
3
2
k3A
2
2A1 φ1
ω2 k1A2 +
3
4
k3A
3
2 +
3
2
k3A
2
1A2 φ2
2ω1
k2A
2
1
2
2φ1
2ω2
k2A
2
2
2
2φ2
3ω1
1
4
k3A
3
1 3φ1
3ω2
1
4
k3A
3
2 3φ2
ω1 + ω2 k2A1A2 φ1 + φ2
ω1 − ω2 k2A1A2 φ1 − φ2
2ω1 + ω2
3
4
k3A
2
1A2 2φ1 + φ2
2ω1 − ω2 34k3A21A2 2φ1 − φ2
2ω2 + ω1
3
4
k3A
2
2A1 2φ2 + φ1
2ω2 − ω1 34k3A22A1 2φ2 − φ1
Table 2.6: Frequencies, amplitudes and phases of all signals that compose
the output of a 3rd order non-linear block as a response of a two pure tones
input.
Therefore, grouping all factors with same frequencies, Tab. 2.6 can be written
which reports each frequency together with its corresponding amplitude and
phase. Observing Tab. 2.6, it is now easy to give the form of the array
representing y:
y =


0 k2
2
(|A1ejφ1|2 + |A2ejφ2|2)
f1 A1e
jφ1(k1 +
3
4
k3|A1ejφ1 |2 + 32k3|A2ejφ2|2)
f2 A2e
jφ2(k1 +
3
4
k3|A2ejφ2 |2 + 32k3|A1ejφ1|2)
2f1
k2
2
(A1e
jφ1)2
2f2
k2
2
(A2e
jφ2)2
3f1
1
4
k3(A1e
jφ1)3
3f2
1
4
k3(A2e
jφ2)3
f1 + f2 k2A1e
jφ1A2e
jφ2
f1 − f2 k2A1ejφ1(A2ejφ2)∗
2f1 + f2
3
4
k3(A1e
jφ1)2A2e
jφ2
2f1 − f2 34k3(A1ejφ1)2(A2ejφ2)∗
2f2 + f1
3
4
k3(A2e
jφ2)2A1e
jφ1
2f2 − f1 34k3(A2ejφ2)2(A1ejφ1)∗


(2.39)
where the asterisk is the complex conjugate of vectors. Let’s indicate the
vector corresponding to a frequency f (second column of y) with y(f). Gen-
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eralizing the aforementioned analysis for a 3rd order non-linearity and an
input that consists of M pure tones, and referring to the frequency of the
mth tone of x as fm (where m = 1, 2, 3, . . . ,M), the following rules can be
found out to compute y:
1. Response at DC:
y(DC) =
1
2
k2
M∑
m=1
|Amejφm|2 (2.40)
2. First harmonics:
y(fm) = Ame
jφm(k1 +
3
4
k3|Amejφm|2 + 3
2
k3
M∑
n=1
n6=m
|Anejφn|2) (2.41)
3. Second harmonics:
y(2fm) =
1
2
k2(Ame
jφm)2 (2.42)
4. Third harmonics:
y(3fm) =
1
4
k3(Ame
jφm)3 (2.43)
5. Second order intermodulation products:{
y(fm−fn) = k2Ame
jφm(Ane
jφn)∗
y(fm+fn) = k2Ame
jφmAne
jφn
(2.44)
where n = 1, 2, 3, . . . ,M and n 6= m.
6. Third order intermodulation products:

y(2fm−fn) =
3
4
k3(Ame
jφm)2(Ane
jφn)∗
y(2fm+fn) =
3
4
k3(Ame
jφm)2Ane
jφn
y(fm−2fn) =
3
4
k3Ame
jφm [(Ane
jφn)∗]2
y(fm−2fn) =
3
4
k3Ame
jφm(Ane
jφn)2
(2.45)
where n = 1, 2, 3, . . . ,M and n 6= m. If M < 3 no other products are
present. Otherwise:

y(fm−fn+fp) =
3
2
k3Ame
jφmAne
jφnApe
jφp
y(fm+fn−fp) =
3
2
k3Ame
jφmAne
jφnApe
jφp
y(fm+fn+fp) =
3
2
k3Ame
jφmAne
jφnApe
jφp
y(fm−fn−fp) =
3
2
k3Ame
jφmAne
jφnApe
jφp
(2.46)
where n = 1, 2, 3, . . . ,M ; n 6= m; n 6= M ; p = n+1, n+2, n+3, . . . ,M .
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2.4 Conclusions
In this Chapter the AP of a mixer for UMTS applications has been generated,
showing how to setup the platforms characterization and derive an efficient
ACG. For the considered platform, characterization times are around 2-3
days when using SpectreRF to simulate circuit configurations.
Chapter 3
System Level Optimization of
the UMTS Receiver
This Chapter deals with the modelization of the whole receiver front-end for
UMTS applications. The modelization exploits at a system level the Analog
Platform methodology shown in Chapters 1 and 2, with the final aim of
minimizing the total power consumption of the front-end.
3.1 The Bottom-Up Phase
System level design decisions for receivers involve gain, noise and non-linearity
(among the others) partitioning along the receiver chain so that optimum per-
formances are achieved at minimum cost (e.g. power consumption). Without
APs and performance models, this point is impossible to solve at the behav-
ioral level, and too expensive to approach on a completely simulative basis.
As a matter of fact, designers currently partition the system according to
experience and intuition, resources both very expensive to acquire and prone
to non-optimality.
The UMTS front-end is a very challenging case study. With minimum
power consumption as a driving principle, optimal receiver performances are
far from trivial. Just as an example of the tradeoffs involved, direct con-
version architectures require excellent second order linearity performances,
which are difficult to achieve in fully integrated solutions without the help
of external high Q filters. This sets a very high dynamic range requirement
on the front-end. Therefore, the UMTS front-end has been selected as a
case study to show the effectiveness of Analog Platforms in exploring analog
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Figure 3.1: Schematic of the nMOS inductively degenerated LNA.
design spaces, even on systems, such as RF, that are intrinsically difficult to
deal with at a system level.
This work leverages the topologies presented in [23] to build suitable plat-
forms for the receiver front-end. Exploiting optimization, platforms can be
used to explore the design space minimizing user defined cost functions (e.g.
power) at the behavioral level while constraining models to satisfy both spec-
ifications and performance relations imposed by platforms. The process is
able to select optimum platform instances at a high level of abstraction while
imposing implementability, thus effectively enabling design methodologies for
analog systems or even analog/digital systems based on multiple abstraction
levels and successive refinements steps.
The receiver architectural space consists of two different inductively de-
generated LNA topologies, reported in Figs. 3.1 and 3.2, and the direct
conversion mixer reported in Fig. 2.4. The selected topologies, together
with properly defined configuration spaces Is, provide the boundaries for
exploration. In order to generate platforms, the receiver behavioral model
reported in Fig. 3.4 has been considered. The LNA is modeled as a transcon-
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Figure 3.2: Schematic of the npMOS inductively degenerated LNA.
ductor, µLNA : V × ζLNA → I. An interface model is inserted to couple the
LNA to the mixer behavioral model with an overall transimpedance behav-
ior, ι : I × λ → V . Finally, the mixer model down-converts the signal to
baseband, µMIX : V × ζMIX → V . Tab. 2.4 reports details on performance
models generation.
3.2 LNA-Mixer Interface
Platform stand-alone behavioral models achieve excellent accuracy in captur-
ing inter-dependencies of different performance figures through performance
models. However, this does not automatically translate into accurate receiver
models, unless interconnection effects are introduced. In this Section, an ad-
hoc extension to the general composition rule introduces in Section 1.1 is
introduced. A detailed analysis is done on the interface LNA-mixer, showing
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Parameter Analysis
GLNA, Q, f0 AC 1 GHz → 3 GHz
NF noise 1.5 GHz → 2.5 GHz
IM3 PSS @f1 =2.03 GHz, Vin1 = −40 dBm;
PAC @f2 =1.961 GHz, Vin2 = −30 dBm
Table 3.1: LNA performance evaluation setup.
how more flexible rules can be obtained on a case-by-case basis. To the author
knowledge, no previous behavioral modeling effort dealt quantitatively with
the problem of behavioral models interface. The interface loading effects can
be separated in linear and non-linear contributions. Considering the linear
part, CMOS active mixers may be accurately represented by parallel connec-
tion of a capacitor and a resistor (resulting by the Miller equivalent of the
gate drain-overlap capacitance) dependent on mixer geometry. Therefore,
when different mixers are connected to the same LNA, maximum gain and
output tuning frequency are altered, thus varying LNA voltage gain. How-
ever, since the LNA is cascoded, the output current is less sensitive to load
variations than the output voltage (as confirmed by both simulations and
analytical computation). Interface effects are more pronounced as far as dis-
tortion is concerned. When large signals drive the mixer topology reported in
Fig. 2.4, the gate-source capacitances of the transconductor get modulated
by the signal, which translates into interface-generated intermodulation dis-
tortion. Fig. 3.3 shows the intermodulation increase when an LNA drives an
active mixer (with input equivalent capacitance CMix = C) or an equivalent
LC linear load. It can be seen that the intermodulation distortion generated
by the nonlinear tank contributes more than 50% of the total. It can also
be proven that this contribution to distortion is strongly dependent on the
transconductor devices operating point, while the noise Factor FL and the
effective transconductance gm show only minor sensitivity with respect to the
interface. Both problems have been addressed by adopting a transconduc-
tor as the LNA model, therefore characterizing the LNA-mixer interface in
current rather than voltage. Hence, a whole mixer with variable input capac-
itance has been used to simulate LNA performances while maintaining LNA
output load tuned at the operating frequency. In order to save simulation
time, the LO port has been grounded as it does not significantly decrease
distortion accuracy while it dramatically reduces simulation time. For the
linear behavior, the solution of characterizing the interface in current allows
more accurate gain predictions as a function of the mixer load. The LNA
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Figure 3.3: Comparison of intermodulation distortion amplitude at the mixer
input port.
voltage output is then computed inserting an equivalent RLC impedance ZL,
as reported in Fig. 3.4. ZL is changed during the characterization process as
part of configurations κ so that its effects can be included in performances ζ.
Interface distortion has been addressed attributing it entirely to the mixer.
This is achieved characterizing mixer performances using a current source
to inject tones into the mixer. In fact, current sources do not shunt the
capacitance modulation effects as voltage source would do, thus allowing all
intermodulation products to be considered when characterizing the mixer.
This has also the positive effect of attributing interface distortion to the
mixer, on which it is highly dependent, rather than to the LNA, so that
accurate estimations are achieved when considering different mixers with a
given LNA.
Overall, model composition is achieved in the following way: λLNA = {L,
Q, CMix} characterizes the interface used during LNA characterization. L is
the inductance in ZL, Q is the quality factor of ZL and CMix the capacitance
in ZL coming from the mixer. The quality factor Q and the mixer input
capacitance CMix are obtained through simulations. On this subject, please
do note the presence of CMix both in LNA and in mixer O in Tab. 2.3.
Afterwards, an output load ZL is inserted to convert LNA transconductor
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current into a voltage. ZL presents inductance L and Q as in λLNA and is
forced to resonate at f0 = 2.1 GHz by adding a proper linear capacitor CL
in parallel to CMix. A strict composition rule then requires that the mixer
actually presents CMix at its input, so that performances can be accurately
estimated. However, due to the weak dependency of linear response on CMix
(remember that non-linear effects are embedded in the mixer), a looser com-
position rule may be derived that only requires a non-negative CL to resonate
with L at f0. The composition rule can be formulated as:
λLNA = CMix + CL (3.1)
λMix = C
∗
Mix (3.2)
λLNA ≥ λMix (3.3)
where CMix is measured during LNA characterization, while C
∗
Mix during
mixer characterization. The gap λLNA−λMix is recovered through the inser-
tion of CL. The interconnection model ι(in, out, λ) in this case is the output
resonant tank. We should finally note that, as far as distortion in concerned,
the mixer output provides accurate results while the LNA output appears as
linear as a stand-alone LNA.
3.3 LNA Platform
In order to demonstrate how APs can be used to perform a design space ex-
ploration across different circuit topologies, platforms for two different LNA
topologies have been generated (the reader can find further details about this
work in the companion thesis [1]). The first one is the inductively degener-
ated nMOS amplifier reported in [23], while the second one is a current reuse
npMOS amplifier described in [34]. The npMOS amplifier allows higher gain
and linearity values to be obtained for a given current consumption. How-
ever, it requires a larger die area due to the larger number of inductors and
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it is more complex to design due to the larger number of degrees of free-
dom. Based on the analysis performed in [35] and in [34], Analog Constraint
Graphs were developed to generate random circuit configurations according
to minimum Noise Figure design criteria, input matching and general circuit
bias constraints, thus reducing the exploration search space (Ieff ⊆ I) by
several orders of magnitude (see Tab. 2.4). Both LNA platforms adopt a
common behavioral model, so that they can be merged in terms of perfor-
mance models (PLNA = PN ∪PNP ) and their performances compared during
the optimization phase (see Section 3.9). Platform characterization has been
based on the evaluation setup reported in Tab. 3.1. Unlike the mixer case
(see Section 2.3.4), most of output parameters can be measured with lin-
ear analyses. Then, no particular effort was required in choosing simulation
strategies.
3.3.1 LNA Input Space Definition
The input space for both amplifiers is defined by input transistor size, source
and gate inductance, bias current and output filter. In both schematics,
cascode MOS sizes were imposed to be equal to the input ones, as imposed by
layout considerations. The output space O is reported in Tab. 2.3. Finally,
in order to consider interface effects, the input capacitance of the mixer was
included.
3.3.2 LNA Analog Constraint Graph
Since both topologies are tuned circuits, we derived a set of constraints (cor-
responding to Eqn. (1.2)) to enforce input matching and output resonance
frequency over the randomly generated configuration set. Main functional
imposed constraints were input matching to a differential 50 Ω antenna and
minimum noise figure. Imposing the latter constraint would lead to the study
of optimal W for a given bias current. Although this is subject of literature,
exact results depend on the details of the used device model. Anyway, it has
been observed that optimal width biases input transistors in the moderate
inversion region. Moreover, penalties for overestimating Wopt are less severe
than those for underestimating it. As a result, we simply choosed to bias
input transistors with an overdrive randomly perturbated around 50 mV.
Biasing currents were allowed to vary in the range 500µA→ 5 mA.
Input matching quality critically depends on a number of device level pa-
rameters. Just to cite some, Cgs behavior deviates from the strong inversion
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expression 2
3
· W · L · Cox at low overdrives, requiring large gate inductor
values (≈ 10 nH) to obtain resonance. If a choice is made to integrate this
inductor, then the low quality factor (around 7.6) will introduce non negli-
gible series resistance, which degrades both noise figure and input matching.
Integrated inductors modeling is thus critical for accurate input matching
predictions. Since design kit models were not available during this work, a
simple RLC model was used, accounting for finite self-resonant frequency
and series resistance. Values for Rloss and Cp depend on L as:
Rloss =
ω0L
Q
(3.4)
Cp =
1
L(ω2
SRF
+
ω20
Q2
)
(3.5)
Finally, non quasi-static effects may play some role. These will be most
apparent for low-current designs: to get an estimate, if 500µA bias current is
chosen, and gm
Id
≈ 28, then Rnqs = 16gm ≈ 12Ω. This resistance will seriously
worsen matching performance and should be accounted for by the use of an
appropriate device model. System level solutions anyway require NF as low
as 3 dB which shifts configurations towards a point were NQS effects are not
significant. This effect may then be neglected in this application. Stated
these considerations, matching equations for the nMOS topology result.
We constrained configurations to conjugate matching to a differential 50
Ω with the following equations for the nMOS topology:
ωT =
gm
Cgs
(3.6)
Lg = − 1ω0
(
− 1
ω0Cgs
+ Lsω0 − ωT LsQ
)
(3.7)
Ls =
Q(Qw0CgsRs−1)
Cgsω0(w0+ωT (Q2−1)) (3.8)
where we used non-ideal inductors since large inductors (≈ 10nH) are
required with the 0.18µm technology used. Please do note that in order to
take Nqs effect into account, substituting R
′
s = Rs − 16gm is sufficient.
Similar expressions are more involved for the npMOS case and only im-
plicit constraints are provided through Zin expressions:
Zin = jω0Lg
(
1− j
Q
)
+ ZN ‖ ZP (3.9)
Zi =
(
1 + g
i
m
Cigs
)
jω0L
i
s
(
1− j
Q
)
− j
ω0Cigs
(3.10)
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As for the load tank, a parallel combination of linear capacitor and mixer
input capacitance CinMix , is used to resonate with Lload according to the
following equation:
GLNA =
ωT LloadQ
2Rs
(3.11)
ω21 =
1
(Cload+CinMix+Cp)Lload
(3.12)
CinMix = C
N
in + C
P
in (3.13)
Ciin = C
i
gs + C
i
gb =
3ni−1
3ni
WLCox (3.14)
A resonance frequency ω1 ≥ ω0 has been set to enforce conservativeness
as it improves input matching performance and takes into account device
parasitic capacitances not considered in Eqn. (3.14).
Cload has been varied in order to explore tradeoffs between linearity and
gain. In fact, high values of Lload boost linear gain but require a small
resonance capacitors. Since mixer input capacitance is non-linear and inde-
pendent of the LNA, overall large inductors degrade linearity.
3.3.3 LNA ACG Scheduling
Biasing current is first sampled through a uniform [500 µA, 5 mA] distribu-
tion. Afterwards, channel length of input transistor M1 is sampled according
to:
Ln = Lmin + Lrand (3.15)
Lpdfrand = 30n · exp(−x/30n) (3.16)
Overdrive voltage is then gained using a Gaussian distribution of mean 50
mV and standard deviation 17 mV. Using a regional approach, one finds:
W
L
Lim
=
Id
knV 2ov
(3.17)
and then:
pdf(W
L
) =
1√
2Π6W
L
Lim
exp
(
−
(
6x
W
L
Lim
− 6
)2)
(3.18)
This ends the input transconductor sizing part.
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In order to choose the values of Lload required to obtain high gain, this
value is sampled first, according to:
Lload = LMax −∆L (3.19)
pdf(∆L) =
1
LMax−LMin exp
(
−x
LMax−LMin
)
(3.20)
To get distortion estimates fairly accurate, it is necessary to use as a load
a whole mixer. Grounding Mixer LO port dramatically reduces simulation
time affecting negligibly IM3 product magnitude. A whole mixer is then
sized using its own ACG, and inserted into the schematic. Its input capaci-
tance is calculated from (3.14), and linear load capacitance Cload is selected
accordingly. LNA input space representative vector has so 31 elements, 11
due to the LNA, 20 to the loading mixer.
3.3.4 LNA Performance Model
Platform characterization has been based on the evaluation setup reported in
Tab. 3.1. Unlike the mixer case, most of output parameters may be measured
with linear analyses. Then, no particular effort was required in choosing
simulation strategies. The characterization process results for the LNAs are
reported in Tab. 2.4. The input space does not include parameters changed
at the interface. In fact, as described in Section 3.2, real mixers connected
to the LNA have been used to consider non-linearities due to mixer input
MOSTs, parametering the interface on the input capacitance.
The performance model P is a relation in a 12-dimensional space that is
impossible to render graphically. A hint on the Power-NF projection can be
obtained from the optimization trace in Fig. 3.7. The automatic characteri-
zation process generated LNA configurations that achieved 2.8 dB minimum
NF in the nMOS case and 2.1 dB in the npMOS (given a 50 Ω impedance
matching). The maximum gain is 25 dB for the nMOS topology and 27 dB
for the npMOS one. The performance Area was estimated in both LNA and
mixer cases by exploiting a Matlab script (see Section 2.3.4).
3.3.5 LNA Behavioral Model
The complexity of the model depends on the required accuracy in the fre-
quency domain, which spans over 1.96 → 2.32 GHz, determined by both
linear and non-linear in-band receiver requirements. In addition, frequency
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response in the 2.11 → 2.17 GHz UMTS down-link bandwidth has to be mod-
eled. Since inductively degenerated topologies exhibit frequency responses
far from being flat on such a spectrum, the overall model consists of an
input filter and a non-linear transconductor. The input filter is a second
order band-pass filter parameterized by quality factor, central frequency and
maximum value. The transconductor is a third order polynomial model in-
troducing linear gain and 3rd order intermodulation distortion (i.e. only odd
terms are present):
i = g1v + g3v
3 (3.21)
g1 = gm(2.101 GHz) (3.22)
g3 =
4
3
IM3
H(f1)2H(f2)H(2f1−f2)V 2in1Vin2
(3.23)
where i and v are respectively output current and input voltage of the behav-
ioral model; gm is computed with the schematic simulator at 2.101 GHz, as
required by the linear test in Tab. 2.1; finally Vin is the input signal ampli-
tude and depends on LNA measurements setup as shown in Tab. 3.1. Notice
that all numbers in the previous expressions are treated as complex numbers,
so that the phase of IM3 product is also reproduced correctly (except for
the interface effect).
The LNA Noise Figure (NF ) is introduced through the following expres-
sion:
NLNA = 4KTRs · |gm · ZL|2
∣∣
2.101GHz
· FL (3.24)
where Rs = 50 Ω, T = 300 K, gm is the transconductor gain and ZL the
output impedance. In order to get conservative performance estimates, FL is
the average LNA noise Factor over the whole 2.11 → 2.17 GHz bandwidth.
3.4 Mixer Platform
The generation of mixer AP has been deeply described in Chapter 2. Here
some important concepts are highlighted.
First of all, unlike the LNA case, mixer second order distortion is much
important to evaluate the IM2 of the whole receiver, so the even coefficient
k2 is a concern.
As shown in Section 3.2, the mixer is driven by a current source dur-
ing characterization. Let’s come back to this choice to better explain the
consequences on mixer test-bench. At first, the test-bench used for mixer
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Figure 3.5: Schematic of mixer test-bench if the mixer was characterized
with an input voltage source.
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Figure 3.6: Schematic of mixer test-bench used for characterization. The
mixer is driven with a current source.
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characterization was the one reported in Fig. 3.5: the LNA was character-
ized in voltage, that is the output voltage of the LNA was measured during
LNA simulations; then a voltage source was used to bias mixer inputs during
characterization. The second possibility is reported in Fig. 3.6: the LNA
is characterized in current, that is the output current is measured and the
transconductance of the block is computed; then the mixer is simulated using
a voltage source, a current source that translates this voltage into current and
finally the RLC filter that models the output filter of the LNA. In both cases
the LNA is simulated using the whole mixer as an active load, but with the
Local Oscillator always off except in DC. In a first solution, only the input
capacitance CMix of the mixer was modified during LNA characterization.
The final adopted solution consists instead of sizing the whole mixer via its
proper ACG, which is called by LNA ACG. If the LNA is characterized in
voltage, the composition rule can be formulated no more as in Section 3.2,
but:
λLNA = CMix (3.25)
λMix = C
∗
Mix (3.26)
λLNA = λMix ± ǫ (3.27)
where CMix is measured during LNA characterization, while C
∗
Mix during
mixer characterization. Please do note that the last condition is more strict
than the corresponding one in Section 3.2. The mismatch at the interface
due to a difference between CMix and C
∗
Mix can be indeed corrected via CL
in Eqn. (3.1), thus canceling the error. In Eqn. (3.27), instead, the way to
couple one LNA and one mixer relies on accepting an error ǫ fixed by the
AP designer. This is obviously the worse solution, both in terms of accuracy
of the composition (an error always remains) and in terms of flexibility (a
higher number of couples LNA-mixer can be found that verify (3.3) rather
than (3.27)).
One last consideration can be done with reference to the choice of charac-
terizing the mixer with a current source. Recalling the third order polynomial
behavioral model of the mixer (see Section 2.3.5), the interface distortion is
embedded into k3 according to:
IM3Mix =
3
4
k3V
3
in =
3
4
(kv3 + CG · kCNL3 )V 3in (3.28)
where the interface distortion is approximated with third order contributions.
Vin is the voltage forced at the input port (please remember that the input
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Figure 3.7: Projections of LNA and mixer P . For the mixer a plot of IRN
(Input Referred Noise) versus Power is reported, for the LNA NF (Noise
Figure) versus Power.
port and the mixer input are separated by ZL, as in Fig. 3.6). The final
effect on the mixer third order coefficient is thus an increased k3 value with
respect to the “intrisinc” coefficient kv3
Fig. 3.7 shows one example of the bidimensional representation of P for
mixer and LNA.
3.5 Receiver Platform
A receiver front-end platform was finally built performing the characteriza-
tion process on the system obtained composing the previous APs. In this
case, I consists of OLNA∪OMIX with the composition rule condition of inter-
face parameters matching. O consists of receiver performances as reported
in Tab. 2.3. The mapping function φ is a behavioral simulation based on
AP models. No additional constraints have been used on I for this platform
since by definition I is already rather constrained (even though, for example,
minimum gain or minimum IIP3 constraints could be added). The character-
ization process has been carried out using the same tool presented in Chapter
1 (see Tab. 2.4), leading to a performance model for the front-end (an exam-
ple is presented in Fig. 3.9). Since the receiver platform is part of a platform
stack, whatever performance is selected at this level can be transformed into
feasible requirements on next level platforms. In this case, the receiver plat-
form is a high level, architecturally bound model that is available for system
level exploration and optimization. It is worth mentioning that the receiver
platform performances do not correspond to a single receiver topology but
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Figure 3.8: Evolution of FP.
to the union of achievable performances obtained with the LNA topologies
presented earlier. Therefore, architecture selection is actually achieved when
using the higher level platform to perform system exploration/optimization.
In this way, analog platforms provide a suitable means of exploring the design
space and select optimal topologies.
Recalling Section 1.3, fig. 3.8 shows the evolution of FP for all generated
platforms. By setting tighter values for η (horizontal line in figure) it is
possible to increase the accuracy of the model at the expense of computation
time.
3.6 Top-down Phase
Performing effective design explorations requires enlarging the design space
as much as possible at the system level. In this case, the interest is in
deriving the most general constraints that guarantee UMTS compliance and
can be exploited to compare different front-ends during exploration. Several
considerations have to be accounted for when deriving minimum requirements
for direct conversion UMTS front-ends. While the large signal bandwidth
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allows to use solution with moderate 1
f
noise and DC offsets, sensitivity and
intermodulation requirements remain hard to satisfy. From the system level,
sensitivity requirements can be expressed in terms of oscillator phase noise,
Noise Figure and second order non-linearity with the following relations as
originally derived in [23]:
D2 ,
1
G2R
(P2 +N + Prm) ≤ −99dBm (3.29)
where P2 is the output-referred second-order distortion power, N the output-
referred noise power, Prm the output-referred power due to reciprocal mixing
and GR the front-end gain. Similar considerations may be applied to third
order distortion leading to the condition:
D3 ,
1
G2R
(P3 +N + Prm) ≤ −96dBm (3.30)
Eqns. (3.29) and (3.30) summarize feasibility requirements for a UMTS
direct conversion receiver and will be used in the receiver optimization pro-
cess. All quantities involved in equations are evaluated by means of behav-
ioral models for the LNA and the mixer. A frequency domain simulator
has been setup to evaluate receiver performances given platform behavioral
models and a performance vector ζ = [ζLζM ]. Since the top-down phase is
characterized by performing design exploration through the use of behavioral
models, it is of utmost importance to assess both required accuracy of the
receiver behavioral model and sensitivity of optimization on receiver perfor-
mance estimations. In Section 3.7 a sensitivity analysis based on UMTS
constraint equations is provided.
3.7 Model Accuracy Requirements
Model accuracy requirements have been derived through sensitivity analysis
based on the feasibility constraints (3.29) and (3.30). Constraints on model
accuracy are derived assuming that errors less than 3 dB can be tolerated on
both D2 and D3. Perturbations on D2 can be expressed as:∣∣∣∆D2
D2
∣∣∣ = ∣∣∣∆N
N
N
G2RD2
+
∆P2
P2
P2
G2RD2
− 2∆GR
GR
∣∣∣ ≤ 30% (3.31)
Reciprocal mixing terms are not taken into account since the LO platform
was not built. In the rest of this thesis, the phase noise is assumed constant
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Figure 3.9: Two dimensional projection of the receiver O.
at the -155 dBc/Hz value reported in [23]. In order to derive the single terms
in (3.31), a simplified frequency domain receiver model has been used. Its
polynomial non linear stages are described by:
|Vlin| ≈ A ·GL · CG (3.32)
NO = 4KTRs(GLFL · CG) + CG · IRNM (3.33)
|VIM2| ≈ k
M
2
2
A2G2L (3.34)
|VIM3| ≈ |34kL3 A3 · CG+ 34kM3 (AGL)3| (3.35)
where GL is the LNA voltage gain, CG is the mixer Conversion Gain, FL is
LNA noise Factor, IRNM is the input referred noise of mixer, k2 and k3 are
non-linearity coefficients. A two-tone input with amplitudes A1 = A2 = A
has been assumed and the frequency dependency of the system has been
neglected. Using Eqns. (3.32)-(3.35), the following can be derived:
∆N
N
≈ 2∆GL
GL
FL
FR
+ 2∆CG
CG
(3.36)
∆P2
P2
= 4∆GL
GL
+ 2∆k2
k2
(3.37)
∆GR
GR
= ∆GL
GL
+ ∆CG
CG
(3.38)
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Performance ±2 dB ±3 dB ±6 dB
IM3LNA(2.101G) 93% 99% 100%
LNAout(1.965G) 88% 98% 100%
Linearout(1M) 99% 99% 100%
IM2out(1M) 10% 36% 65%
IM3out(1M) 15% 39% 80%
Table 3.2: Comparison between receiver behavioral simulations and Spectre
simulations. Rows show (for different quantities) the percentage of receivers
providing an error lower than the value in column.
and finally, substituting Eqns. (3.36)-(3.38) into 3.31:∣∣∆GL
GL
( 4P2
G2
R
D2
+ 2 N
G2
R
D2
FL
F
− 2) + (3.39)
+ ∆k2
k2
2P2
G2
R
D2
+ ∆CG
CG
(2 N
G2
R
D2
− 2)∣∣ ≤ 30%
Assuming variations to add in power, Eqn. (3.39) describes an ellipsoid in
R
3, relating LNA gain and mixer second order nonlinear coefficient and gain.
Similar expressions can be obtained for D3 starting from (3.30). Overall,
sensitivity analysis results can be exploited to set accuracy requirements
on behavioral models. Allowing maximum error on GL and CG to be 5%
and using nominal values as in [23] to evaluate Eqns. (3.31) and (3.39),
then errors on mixer second and third order intermodulation product may
be tolerated within 174% and 147% in power (respectively 74% and 69%
in worst case additive contributions) having an overall accuracy of 30% on
feasibility constraints.
3.8 Model Validation
In order to validate platform performance accuracy, behavioral models have
been compared with Spectre simulations both for the single blocks and for the
entire receiver system. For the LNA, linear response error is within 5% in a
±120 MHz bandwidth around the nominal fV . Third order intermodulation
product is reproduced with an accuracy better than 30% on a 200 MHz ×
200 MHz square in the f1f2 when V1 = -40 dBm, V2 = −30 dBm. The
complete receiver model was finally validated over 165 composable platform
instances. Receiver behavioral models were compared with corresponding
circuit level simulations, as reported in Tab. 3.2. It is worth spending a
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Perf. 1© 2© 3© 4© 5© Ref.
Gain (dB) 27.9 36.3 30.8 30.9 31.2 31
Power (mW) 9.5 12.5 10.9 19.3 17.2 18
IIP2 (dBm) 55.0 51.5 48.8 51.4 61.4 49
IIP3 (dBm) -3.7 -4.3 -6 -3.2 -3.7 -6.4
NF (dBm) 7.2 5.0 6.8 5.2 5.8 5.2
NFmin 7.2 7.0 6.7 7.0 7.3 6.9
Area (mm2) 0.84 0.64 0.85 0.76 0.57 -
LNA n n n n np n
GainLNA (dB) 18.2 20.1 18.2 17.2 12.9 18
Table 3.3: Optimization results as a function of different cost functions.
Columns report, respectively, optimizations performed with: 1©, no con-
straints other than UMTS compliance; 2©, as in 1© but with rewards for
NF<NFmin; 3©, with same gain as reference design; 4©, as in 3© but with 2
dB of NF margin with respect of NFmin; 5©, as in 4© but with area penalty
and 1.5 dB of NF margin. The last column reports the reference design
performances.
few lines commenting results for IM2 and IM3. First, distortion tones
are sensitive to cumulate non-linearity inaccuracies with linear gain errors,
therefore they are intrinsically difficult to model exactly. Second, since the
characterization process tends to generate mixers with large transistors (and
thus good matching properties), device mismatch becomes small and makes
accurate simulations expensive and not necessary due to the IIP2 saturation
introduced in Sec. 2.3.5. As for IM3, mixer and LNA contributions in
Eqn. (3.35) have been added discarding phase information (which is out of
the scope of the used behavioral models) so that conservative estimates are
provided.
Overall, behavioral models accuracy is compatible with the requirements
derived in Section 3.7 for power additive errors. Significant improvements
over the results shown in Tab. 3.2 seem hard to obtain due to the compactness
of the involved behavioral models and the relevance of parasitics and second-
order effects at RF.
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3.9 Optimization
Platform based design methodologies leverage optimization processes to prop-
agate constraints from one level to the next. Optimizations can be efficiently
achieved since the architectural space is well delimited and estimation meth-
ods (performance models) have been defined when generating the platform.
By annotating behavioral models with architectural constraints, analog plat-
forms allow the use of possibly expensive stochastic optimization algorithms
such as Simulated Annealing (SA).
3.9.1 Simulated Annealing
Here we are only giving a brief overview on this topic. The reader can find
further details about SA algorithms for example in [36] and [37].
The SA is an optimization algorithm which is used to find the best
global minimum of a nonlinear constrained non-convex function over a n-
dimensional space (generally speaking, this problem is referred to as combi-
natorial optimization problem, while the function is called cost or objective
function). In mathematical terms, a set G ⊆ Rn is convex if:
∀x, y ∈ G, θ ∈ [0, 1] ⇒ θ · x+ (1− θ) · y ∈ G (3.40)
Fig. 3.10 illustrates the aforementioned idea by a graphical way.
Moreover, a function f : Rn → R is convex if (see also Fig. 3.11):
∀x, y ∈ Rn, θ ∈ [0, 1] ⇒ f(θ · x+ (1− θ) · y) ≤ θ · f(x) + (1− θ) · f(y) (3.41)
A convex optimization problem can thus be formulated as:{
minimize f(x)
subject to x ∈ G (3.42)
where f and G are convex. Convex optimization problems can be solved
numerically with high efficiency, have extensive and useful theory and often
occur in engineering fields [38]. Unfortunately, minimizing a cost function of
all receiver performances is not a convex problem. This is the reason why
the optimization issue is rather difficult to solve and an algorithm such as
SA has to be used.
Simulated Annealing was introduced in 1982 by Kirkpatrick et al. [39].
This name is motivated by an analogy to the statistical mechanics of an-
nealing in solids. A low energy state is usually a highly ordered state, such
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Figure 3.10: Examples of convex and non-convex sets.
as a crystal lattice. In semiconductor manufacturing, there is the need to
grow highly ordered, defect-free crystals of silicon. To accomplish this, the
material is annealed : heated to a temperature that permits atomic rear-
rangements, then cooled carefully and slowly until silicon freezes into a good
crystal. Hence this is a combinatorial optimization problem applied to a
physical system, because the goal is to find a configuration of atomic par-
ticles that minimizes the energy (cost function) of the system. Simulated
Annealing exploits an analogous set of “controlled cooling” operations to
transform a poor, unordered solution into a highly optimized one.
As a consequence of the aforementioned analogy, when we are talking
about SA the cost function is usually referred to as Energy function E(X).
X is a state in the n independent variables space, that is X is an array of n
variables: X = (x1, x2, . . . , xn). Basically, the simulation algorithm is made
up of three parts:
1. States are generated with a pdf that has a Gaussian-like shape.
2. Occasional hill-climbing (uphill move) is allowed.
3. An artificial cooling “temperature” is exploited to accept/reject moves.
Part one and two are needed to sample the function E(X) in the space of
the n independent variables: starting from an initial state X(0), the value of
E(X(0)) is calculated. Next, a random direction vector (perturbation) ∆X(0)
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Figure 3.11: Example of convex function.
is generated in the n dimensional space by a proper generation function. The
diagram in Fig. 3.12 describes the concept if n = 1. The ball represents the
configuration of X that must be perturbed (in this case X(0)). A perturbation
that goes towards a higher Energy is referred to as uphill perturbation, while
a downhill perturbation drives to a lower Energy. X(1) = X(0) + ∆X(0) gives
the new state where to evaluate E(X). A proper acceptance function decides
whether moving to this new state X(1) or retaining the old state X(0).
Part three has the aim of reducing the so-called temperature at each step
of this process via a proper cooling schedule.
A possible sampling algorithm can be formulated like this (let Tk be the
value of temperature at step k):
1. Set k = 0 and Tk = T0.
2. Generate a perturbation ∆X(k) with a pdf determined by Tk:
∆X(k) ≈ N(0, σ) (3.43)
3.9 Optimization 78
Energy
function
Configurations
Uphill
perturbation
Downhill
perturbation
Figure 3.12: Diagram of E(X) versus X when n = 1. To reach the global
minimum an uphill move is needed.
Then update the state:
X(k+1) = Xk + ∆X(k) (3.44)
In the physical analogy, this is the same as moving a particle to a new
location.
3. If ∆E(k) = E(X(k+1)) − E(X(k)) ≤ 0 (i.e. the new configuration of X
has a lower energy) ⇒ accept the new state as the starting point for
the next perturbation (i.e. move to the new state): X(k) → X(k+1).
Otherwise (energy increased) the move may still happen. In physical
systems, jumps to higher levels of energy actually happen, but they are
regulated by T : at higher T , the probability of moving uphill is large;
at low temperature the probability is small. In SA, this is modeled
with a Boltzmann distribution: the probability of an uphill of size
∆E is given by exp(−∆E
T
). Hence next steps are: generate a random
number ξ ∈ [0, 1]; if exp (−∆E(k)
Tk
) ≥ ξ ⇒ move to the new state X(k+1).
Otherwise retain the old configuration.
4. If the optimization criteria is satisfied (for instance the maximum num-
ber of perturbations to attempt has been reached) ⇒ exit. Otherwise
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Performance Optimal NN1 NN2 NN3
Gain (dB) 30.8 30.9 31.8 30.7
Power (mW) 10.9 10.9 11.7 13
IIP2 (dBm) 48.8 48.7 49 49
IIP3 (dBm) -6 -6 -7.6 -5
NF 8.3 8.3 8.6 7.9
NFmin 8.4 8.4 8.55 8.34
Table 3.4: Performance of optimal receiver configuration and nearest neigh-
bors (NN) for optimization 2©. NN are not far from optimization result,
which shows that performance extrapolation in P was moderate.
set k = k + 1, update Tk (see below) and return to Step 2.
The speed of the optimization process strictly depends on the way ∆X is
generated. Besides, different methods can be used to update Tk in Step 4.
The Adaptive Simulated Annealing (ASA) algorithm is based on an annealing
schedule for temperature exponentially decreasing in annealing time k:
Tk = T0 · exp(−c · k 1n ) (3.45)
where c is a constant. ASA is faster than fast Cauchy annealing, where
Tk =
T0
k
(3.46)
and much faster than Boltzmann one, where
Tk =
T0
ln(k)
(3.47)
The initial value of T (T0) must be high enough to permit an aggressive,
essentially random search in the n-dimensional configuration space. Most
uphill moves are allowed according to Step 3, so the cost function might
improve during this phase (but local minima can also be avoided!). Then
temperature cools and only downhill moves are accepted (very few uphill
moves are permitted).
3.9.2 Receiver Optimization
One of the design issues that system level analog design raises is the selection
of an optimal cost function to drive the optimization process, since multiple
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Performance Optimal NN1 NN2 NN3
Gain (dB) 18.2 18.4 19.3 18.8
Power (mW) 5.7 5.7 6.6 7.1
NF 3.7 3.7 3.8 3.4
Topology nLNA nLNA nLNA nLNA
Table 3.5: Performance of LNA corresponding to optimal receiver configura-
tion and Nearest Neighbors (NN).
objectives are usually pursued [40]. In this respect, efficient (behavioral level)
optimizations allow multiple cost functions to be explored, so that designers
can iterate until satisfying optimization criteria are found.
In this case, a design space exploration problem has been cast as an
optimization problem over a receiver platform consisting of two LNAs and
one mixer. Different optimization problems have been set for different cost
functions and constraints. Eqns. (3.29) and (3.30) are used as UMTS fea-
sibility constraints. The cost function is a weighted sum of power, area and
penalty functions. In mathematical terms, the optimization problem can be
formulated as:
min
ζL,ζM
{
θ1 · P + θ2 · F1(NF −NF )− θ3 · F2(G−G) + θ4 · F2(A)
}
s.t. {
D2 < −99dBm, D3 < −96dBm
PL(ζL) = 1, PM(ζM) = 1, λLNA ≥ λMix (3.48)
F1 is tanh-shaped penalty function that forces the receiver NF not to
exceed NF (the minimum allowed NF obtained by the simultaneous solution
of Eqns. (3.29) and (3.30)) by more than a few tenths of dB. F2 is a parabolic
penalty function that controls both the width of the allowed gain variations
with respect to theG = 31dB (value of the reference design) and area penalty.
Note that, since the LNA platform is built as the union of performance
models corresponding to two LNA topologies, PL = 1 if either PnL(ζL) or
PnpL (ζL) is 1. As a consequence, the optimization problem automatically
selects LNA topology and platform parameters (in this case LNA and mixer
performances) that are optimal in the sense specified by (3.48).
Platform-based analog design casts the optimization problem in the per-
formance space (ζ) rather than the configuration space (κ). From circuit
designer perspective, it may seem an unnatural choice, however it is the key
to automatically perform architecture selection during the exploration phase
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Figure 3.13: LNA configurations generated during optimization projected
onto the NF-Power space. Blue circles correspond to npMOS instances, red
crosses to nMOS instances. The black circle is the optimal LNA configura-
tion. It can be inferred that after an initial exploration phase alternating
both topologies, simulated annealing finally focuses on the nMOS topology
to converge.
since all unnecessary implementation details (e.g. topology sizing) are hid-
den behind the platform abstraction. At the end of the optimization process,
an optimal performance vector ζ˜ is returned (along with optimal topolo-
gies where applicable). Given ζ˜, minimum distance configurations (Nearest
Neighbors) can be recovered among the configurations simulated during the
platform characterization process. The corresponding configuration vectors
κ can then be returned as starting points for low-level optimization refine-
ments.
Due to the high dimensionality of performance model relations and the
tight correlation among performance figures, generic Simulated Annealing en-
gines tend to be very inefficient in generating feasible configurations. There-
fore, a customized optimization library that embeds performance constraints
in its random configuration generator has been developed based on the Adap-
tive Simulated Annealing described in [41], [42]. Receiver optimization can
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then be performed in ≈ 30 min. on an Athlon XP2600 machine, generating
more than 50,000 receiver configurations.
Several optimization runs were performed according to different cost func-
tions, as reported in Tab. 3.3. Due to the stochastic nature of the algorithm,
the optimization process might get stuck in some local minimum and will
produce different answers each time it is run. Hence, each run has been
performed 5 times, selecting the mean solution. Tab. 3.3 shows optimiza-
tions sorted by tighter constraints and/or more demanding cost functions.
The first column reports the absolute minimum power solution for a UMTS
compliant front-end. Power savings of 48% are achieved with respect to the
original design, which however has higher performances than basic UMTS
requirements. On the other hand, if a reward function is used for NF lower
than minimum required, power savings decrease to 30%, as reported in the
second column. The third column constrains the receiver gain to equal the
reference design 31 dB gain. The added constraint provides an optimal so-
lution with 40% power savings. The fourth column, which adds a safety
margin of 2 dB with respect to NF , provides a design which is very similar
to the original design. From the system equations (3.32)-(3.35) and UMTS
constraints (3.29)-(3.30) it can be inferred that a margin of 2 dB on NF
allows for IIP2 and IIP3 errors respectively of 20 dB and 15 dB (well within
the model accuracy). The fifth column reports optimization results when
area is included as well. It is worth emphasizing that this case selects a dif-
ferent LNA topology (npMOS) as it allows, coupled with the mixer, to meet
UMTS constraints with smallest (estimated) area. Finally, the reference NF
performance is not immediately comparable with optimization NF , since
average NF have been used in this work while minimum was reported for
the receiver. Moreover, input impedance match was relaxed in the reference
design providing further improvements in noise performances.
A pictorial view of the architecture selection process is shown in Fig. 3.13.
Tab. 3.4 reports receiver performances derived from optimization of case 3©
and performances of closest receiver instances. Tabs. 3.5 and 3.6 report
detailed LNA and Mixer performance break-down for the optimal receiver.
Overall, the optimization process based on APs proved to be a very flexible
and efficient means for evaluating system level tradeoffs in a systematic way.
Interestingly enough, a design criterion leading to a solution very close to
the original design has been found, which shows that the original design was
optimal, but according to a cost function which was not known in an explicit
form at design time. This demonstrates that system level designs can be
effectively achieved in a well defined way exploiting the platform paradigm
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Performance Optimal NN1 NN2 NN3
CG (dB) 12.6 12.6 12.6 12
Power (mW) 5.1 5.1 5.1 5.9
IIP2 (dBm) 80 80 80 80
IIP3 (dBm) 19.2 19.2 19.2 20.8
IRN (nV/
√
Hz 5.6 5.7 5.7 5.3
Table 3.6: Performance of mixer corresponding to optimal receiver configu-
ration and nearest neighbors (NN). IIP2 is saturated at 80dBm.
in the analog domain as well, focusing on the tradeoffs involved with different
design choices (cost function selection) before complete implementation of the
circuit.
3.10 Conclusions
In this Chapter the effectiveness of the platform paradigm has been demon-
strated performing a design space exploration of a state-of-the-art UMTS
receiver front-end. By generating accurate platforms for the receiver front-
end, efficient design space exploration can be performed allowing selection of
optimal tradeoffs in a systematic way. The proposed methodology also allows
architecture selection to be performed as a part of the exploration process.
Besides new architectures can be inserted/evaluated very efficiently. Results
show that different optimization strategies can lead to very important savings
in power consumption, leading to a minimum power UMTS front-end con-
suming as low as 9.6 mW. Moreover, the optimization process makes design
tradeoffs explicit to system architects.
Chapter 4
RC Oscillator with High
Stability Over Temperature
This Chapter describes the design of an RC oscillator for automotive appli-
cations with high stability over temperature, and low sensitivity to process
spreads, supply voltage and charge injection. Besides, similarly to the Ana-
log Platform methodology, it is shown how an automatic characterization of
all blocks constituting the system can be performed.
4.1 Introduction
The past four decades have witnessed an exponential increase in the number
and sophistication of electronic systems in vehicles. Today, the cost of elec-
tronics in luxury vehicles can amount to more than 30 percent of the total
manufacturing cost. Analysts estimate that more than 80 percent of all au-
tomotive innovation now stems from electronics. To gain an appreciation of
the sea change in the average dollar amount of electronic systems and silicon
components (such as transistors, microprocessors, and diodes in motor vehi-
cles), note that in 1977 the average amount was 110 US dollars, while in 2001
it had increased to 1,800 dollars. The growth of electronic systems has had
implications for vehicle engineering. For example, todays high-end vehicles
may have more than 5 kilometers of wiringcompared to 45 meters in vehicles
manufactured in 1955. In July 1969, Apollo 11 employed a little more than
150 Kbytes of on-board memory to go to the moon and come back. Just 30
years later, a family car might use 500 Kbytes only to keep the CD player
from skipping tracks. The resulting demands on power and design have
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Figure 4.1: One subset of a modern vehicles network architecture.
led to innovations in electronic networks for automobiles. Researchers have
focused on developing electronic systems that safely and efficiently replace
entire mechanical and hydraulic applications, and increasing power demands
have prompted the development of 42 V automotive systems. Figure 4.1
shows the sheer number of systems and applications contained in a modern
automobiles network architecture.
X-by-wire solutions form part of a much bigger trend, an ongoing revolu-
tion in vehicle electronics architecture. Multimedia devices in automobiles,
such as DVD players, CD players, and digital TV sets, demand networks
with extensive synchronous bandwidth. Other applications require wireless
networks or other configurations. To accommodate the broad and growing
spectrum of vehicle network applications, research engineers are developing
many specialized network protocols.
Today’s vehicle networks are not just collections of discrete, point-to-
point signal cables. They are transforming automotive components, once the
domain of mechanical or hydraulic systems, into truly distributed electronic
systems. Automotive engineers set up the older, mechanical systems at a
single, fixed operating point for the vehicles lifetime. X-by-wire systems,
in contrast, feature dynamic interaction among system elements. Replac-
ing rigid mechanical components with dynamically configurable electronic
elements triggers an almost organic, systemwide level of integration. As a
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Figure 4.2: Past and projected progress in dynamic driving control systems.
result, the cost of advanced systems should plummet. Figure 4.2 shows how
dynamic driving-control systems have been steadily adopted since the 1920,
with more on the way. Highly reliable and fault-tolerant electronic control
systems, X-by-wire systems do not depend on conventional mechanical or
hydraulic mechanisms. They make vehicles lighter, cheaper, safer, and more
fuel-efficient.
The electronics for automotive applications must take into account several
tradeoffs: costs, space occupation, robustness against extreme environmental
conditions, reliability, quality, etc. The target of most car manufacturers is
symbolized by the famous expression “zero ppm”. Main characteristics of a
device designed to be employed on a vehicle are:
• Robustness against overvoltages.
• Robustness against short circuits.
• Robustness against electromagnetic interferences.
• Large temperature working range (−40÷ + 125◦C).
• Robustness against water, oil, fuel, dust, etc.
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• Robustness against vibrations and crashes.
Moreover, modern cars need the contemporary integration of all traditional
electronics components (digital, analog, power). Indeed, the number of de-
vices that constitute the system must be as low as possible because of the
strict requirements in terms of space occupation, costs and reliability. In
this context, the Bipolar CMOS DMOS (BCD) technology is a good choice
to make a design for automotive applications since it allows all microelec-
tronis devices to be integrated on the same chip. Bipolar components are
useful thanks to their high speed and gain, CMOS are used for data elabo-
ration, while the main feature of DMOS devices is their ability to tolarate
high voltages between drain and source and between gate and drain.
Finally, due to the huge number of the aforementioned safety systems,
multimedia devices, wireless networks and so on, there are a lot of applica-
tions in the automotive area where the use of an oscillator is a must. For
example the digital part used to elaborate all data need a stable over tem-
perature system clock because of the large temperature range. RC oscillators
are usually employed in ASIC applications where the required frequency ac-
curacy and the stability over temperature are not very high. If this is not
the case, crystal oscillators are preferred to RC ones. Main advantages of
RC oscillators are their ability to easily adjust the frequency, the absence of
inductors, and especially the fact that quartz for wide temperature ranges
has an extremely high cost. Over the last few years, these factors have gained
more and more importance in VLSI applications. Hence the solution of try-
ing to replace crystal oscillators with high-accuracy RC ones has become very
attractive. However a high performance RC oscillator must be designed to
reach this aim.
The typical way to design an RC oscillator is comparing a voltage gener-
ated by the constant current charge of a capacitor with a voltage reference
(as Fig. 4.3 shows). When these two voltages are equal, the output of the
comparator goes high and the capacitor is discharged through the switch
S1. This topology is well suited to show some drawbacks of RC oscillators.
The comparator histeresys, the variance of R and the current matching can
be easily compensated with standard ratiometric techniques. Nevertheless,
second and third order effects have to be carefully taken into consideration
to reach high stability and accuracy over temperature and process spreads.
First of all, the output frequency is affected by the comparator, which intro-
duces a delay which increases the period of oscillation. This delay is highly
process, temperature, and supply voltage dependent. The same can be said
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Figure 4.3: Example of a conventional RC oscillator schematic.
for the opening and closing times of the pass-gates, and their charge injec-
tion during digital switching [43]. Besides, please do consider what happens
when the output of the comparator goes high. S1 closes and pulls down the
non-inverting input of the comparator. As soon as that node goes below
the inverting input, the comparator should push its output up. However
the comparator has its own delay, so it moves its output after a certain
time. Meanwhile the capacitance C is discharging. When the comparator
has commutated, S1 must open, but also the switch has its delay. Therefore
the overall length of the capacitor discharge can be roughly estimated by the
sum of comparator and S1 delays:
tDIS = delayCOMP + delayS1 (4.1)
As a consequence, it might happen to have an overlap between a discharge
and the following charge if tDIS is not large enough. The design must thus
be done with much care to avoid over all temperatures, supply voltage condi-
tions, and process variations that the charge of C begins before the discharge
is completed. A further problem is to provide very high stable voltage ref-
erences (see V R1 and V R2 in Fig. 4.3) because the good working of such a
topology depends on them. Finally, the non-linearity of C directly acts on
the oscillation frequency and, depending on the chosen device, this may be
highly affected by carrier mobility and temperature.
During previous works, few solutions were found to design RC oscillators
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Parameter Spec
Frequency range 250÷ 1000 kHz
Supply voltage 3.3 V±10%
Temperature −40÷ + 125◦C
Technology 0.35 µm BCD6
Drift of the frequency over
temperature at 250 kHz ≤ ±1%
(referred to 27◦C)
Table 4.1: Main specs of the implemented circuit.
for automotive applications. Moreover, most solutions work between -40 and
+85 degrees, which is not enough for the automotive standard. Finally, many
solutions don’t really provide good stability over temperature. In [44] the re-
sistor drift over temperature was compensated with the impedance of an
NMOS transistor. However, this solution is not process and supply voltage
independent since the Temperature Coefficient (TC) of resistors is constant,
whereas transistor behavior is not. Besides, the inverters delay is not com-
pensated at all. The best solutions to solve (even though not completely)
the problem exploit VCO based topologies, very similar to a PLL structure.
Such topologies are presented in [45], [46], and [47], all exploiting closed loop
structures based on VCOs to reach high frequencies and compensate drifts.
Here a new solution for automotive applications is presented. The main
goal of this work is to provide an RC oscillator with low sensitivity to pro-
cess, supply voltage and (most important target) temperature. The pro-
posed topology does not need the use of a VCO because an error integration
method is applied to correct the changes over supply voltage and tempera-
ture. Process variations affect only the frequency absolute value but not its
temperature sensitivity, and a digital trimming is provided to compensate
them. Finally, two capacitors instead of one are charged and discharged al-
ternatively to avoid the aforementioned risk of starting a new charge from a
nonzero voltage. A logic block is used to provide the proper timing to the
whole circuit. Main specifications of this design are shown in Tab. 4.1.
This Chapter is organized as follows: after this Introduction, Section 4.2
deals with the description of the proposed topology at a system level; Section
4.3 gives some details about implementation and functionalities of the main
blocks; Section 4.4 reports simulation results; finally, Section 4.6 draws some
conclusions.
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Figure 4.4: Block diagram of the proposed RC oscillator.
4.2 System Description
Fig. 4.4 shows a block diagram of the circuit. This is composed by several
blocks: a voltage to current converter (V-TO-I), an integrator (RAMPGEN),
a voltage comparator (COMP), a block of logic (LOGIC), a voltage refer-
ence (VOLTAGE REFERENCE), a voltage divider (VOLTAGE DIVIDER)
and an error compensation block (COMPENS). The same voltage reference
is connected to the voltage to current converter and to the voltage divider.
The generated current ICHG goes to the block RAMPGEN where it charges a
capacitor C. Then the voltage VC is compared to a reference V R and the out-
put TRIGGER drives a block of logic which in its turn drives some switches
inside RAMPGEN and COMPENS. The function of the block COMPENS
will be explained later on. The voltage divider provides two reference volt-
ages, a high one (V RH) and a low one (V RL).
At a first order analysis, each block can be considered ideal to give a
simplified description of the system. Besides, suppose that COMPENS, VC1,
VC2, V R and V RL are absent, and that the inverting input of COMP is
shorted to V RH. Fig. 4.5 illustrates the block diagram that it is obtained
under these conditions. The block V-TO-I provides the current ICHG by
imposing the voltage V REF on a resistor R (as in Fig. 4.3). A partition of
the same V REF also produces the voltage V RH. ICHG charges a capacitor
C inside RAMPGEN, giving a voltage ramp VC(t). When VC crosses over
V RH, COMP changes its output TRIGGER from low to high. This signal
changes the state of LOGIC, which provides the output clock signal CLK and
acts over RAMPGEN through some switches to discharge the capacitor and
restart a new cycle. Let RA and RB be the resistors that give the partition
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Figure 4.5: Simplified block diagram.
of V REF inside VOLTAGE DIVIDER. The following equations hold:
ICHG =
V REF
R
(4.2)
V R = V RH = RA
RA+RB
· V REF (4.3)
VC(t) =
ICHG
C
· t (4.4)
The length of the voltage ramp (i.e. the time taken by each charge of C) is
then given by substituting Eqn. (4.3) into (4.4), and equating the resulting
equation to (4.4):
TRAMP =
RA
RA +RB
·R · C (4.5)
Please do note that TRAMP is not dependent on V REF , hence it is not
important to design a very high stable voltage reference. Moreover, only R
affects the temperature sensitivity of TRAMP since capacitors and ratio of
resistors are almost constant over temperature [48]. For these reasons, the
TC of R fixes the frequency drift over temperature. Using an internal (i.e.
on-chip) resistance, the TC that can be achieved is not very low. In the
BCD6 technology used to design this oscillator, the best resistor available in
the design kit has a TC that is about 60 ppm/◦C. This is not a so bad result,
but the first drawback of this solution is that this kind of resistor is made by
polysilicon. Hence the area occupation on the chip is very high because the
resistivity of such a resistor is low. Unfortunately the use of resistors with
high resistivity is not possible because they usually have a high TC. The
second drawback of exploiting an internal resistance is that the temperature
of the die can vary due to different working conditions of the blocks that
are all around the oscillator. If for example there is some power stage near
4.2 System Description 92
the oscillator, this can affect the oscillation frequency. Since the application
of this circuit is in the automotive field, it is possible to have on the same
chip also high voltage and high current devices. It might happen for instance
that a power stage is turned on in some cases and turned off in some others.
So the local temperature of the die may vary from one condition to the
other. Therefore the value of the resistance changes as well, thus affecting
the frequency of oscillation. The use of an external resistance overcomes both
problems. First of all, the TC of an external resistance can be very low, but
its cost is much higher than integrating a resistor on chip. What is more,
the customer usually don’t appreciate to have external components outside
the package. The second advantage is that the temperature variation of an
external resistor is only given by the environment in which the chip must
work, since it doesn’t coincide with the internal temperature of the chip.
Moreover, the period of CLK can be modified simply by changing the value
of the resistance connected at the external pin. On the contrary, if you have
an internal R you have to provide also some kind of circuitry with dedicated
pins for programmability to obtain different values of frequency. Overall,
the choice of exploiting the on-chip or the off-chip solution depends on the
specific application, while C can be always integrated on chip.
TRAMP could be different from the expected value due to the mismatches
between RA and RB, and the tolerances of R and C. Therefore 5 external bits
(see setV RH < 4 : 0 > in Fig. 4.4) have been used to adjust the frequency
within ±1% accuracy over a ±30% spread due to process variations. These
bits set the voltage V RH, i.e. the partition of V REF is not really fixed to
RA/(RA +RB), but it is selectable by the user. VOLTAGE DIVIDER is then
a DAC at all effects. The voltage V RL is a partition of V REF as well, but
it is not selectable and its function will be described in Section 4.3.
Let us now consider also the system non-ideal effects. First of all, COMP
delay must be taken into account. In a real situation, the TRIGGER signal
would not change its status when VC equals V RH but after a certain time.
This can be expressed saying that COMP output goes high when its non-
inverting input reaches a voltage V RH+VERR(COMP), where VERR(COMP)
is the error introduced by COMP and includes its input offset (see Fig. 4.6).
The block LOGIC and the switches driven by LOGIC add further errors, let
us say VERR(LOGIC) and VERR(SWITCHES). Overall, each delay has been
taken into account once it is admitted that the charge of C does not stop at
the final value
VC(TRAMP ) = V RH (4.6)
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Figure 4.6: Voltage ramp on the capacitor while charging. Delay and input
offset of the comparator cause an error on the voltage value at the end of the
ramp.
but
VC(T
∗
RAMP ) = V RH + VERR (4.7)
where
VERR = VERR(COMP) + VERR(LOGIC) + VERR(SWITCHES) (4.8)
So the frequency drift is in fact not only due to the TC of R because VERR
depends on supply voltage, process spread and temperature. Section 4.3
shows how VERR is evaluated and corrected by COMPENS forcing the voltage
V R to a final value equal to V RH−VERR, thus canceling the error on TRAMP .
Capacitor charge and discharge overlapping and pass-gates charge injec-
tion could be other sources of inaccuracy, as explained in Section 4.1 with
reference to Fig. 4.3. Both problems have been solved by exploiting an in-
tegrator made up with two capacitors and dividing the period of oscillation
into 4 phases, as Section 4.3 explains.
4.3 Design
The proposed oscillator has been realized in a 0.35 µm BCD6 process with
3.3 V supply voltage. This Section explains how the main blocks have been
designed, giving also further details about their functionalities.
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4.3.1 The Compensation Block
Please recall Fig. 4.4, suppose that the block COMPENS has only one input
VC instead of VC1 and VC2, and disregard V RL once again. Under these
hypotheses and unlike the analysis made in Section 4.2, V R is now different
from V RH. Fig. 4.7 and 4.8 show respectively the block diagram of the
whole system and the schematic of the block COMPENS in this simplified
situation.
All switches in Fig. 4.8 are properly controlled by LOGIC so that this
circuit acts like an integrator of the error that affects VC . Let’s analyse the
circuit behavior step by step:
• Step 0:
suppose starting from the following situation: DIS and RESET are
closed, COR is open and VC = 0. Under these conditions, AMP is in
buffer configuration, so:
V R(0) = V RH (4.9)
where V R(0) is the value of V R at step 0. Moreover:
V
(0)
Ca = V
(0)
Cb = 0 (4.10)
so that:
Qa(0) = Qb(0) = 0 (4.11)
• Step 1:
now suppose opening RESET and beginning the charge of the capaci-
tor C. When VC(t) crosses V R
(0), TRIGGER goes high, then LOGIC
closes COR and opens DIS. According to Section 4.2 (but substituting
V RH with V R), the value of VC at the end of the first ramp is:
V
(1)
C = V R
(0) + VERR = V RH + VERR (4.12)
Since the inverting input of AMP is virtually at V RH, the voltage V
(1)
Ca
across Ca is just equal to the error VERR:
V
(1)
Ca = V
(1)
C − V RH = VERR (4.13)
and:
Qa(1) = Ca · V (1)Ca = Ca · VERR (4.14)
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Figure 4.7: Simplified block diagram.
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Figure 4.8: Schematic of the compensation block.
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The charge on Ca can come from nowhere but Cb, so:
Qb(1) = Qb(0) −Qa(1) = Cb · V (1)Cb (4.15)
Finally, substituting (4.11) and (4.14) into (4.15) and solving for V
(1)
Cb ,
gives:
V
(1)
Cb = −
Ca
Cb
· VERR (4.16)
and then (from schematic):
V R(1) = V RH + V
(1)
Cb = V RH −
Ca
Cb
· VERR (4.17)
If COMP changed its output when VC = V RH, the frequency of oscil-
lation would be the expected one (Eqn. (4.5)). Instead that happens
when V C = V R + VERR. The resulting error at Step 1 is hence given
by:
V
(1)
ERR = V R
(1) + VERR − V RH = VERR · (1− Ca
Cb
) (4.18)
where the ratio Ca/Cb is for example equal to 1/20.
• Step 2:
At the beginning of Step 2, LOGIC drives the switches to the following
configuration: COR and RESET are open, DIS is closed and a new
ramp is rising on C. From now on, RESET doesn’t close anymore.
Indeed, it has the only aim of setting the initial value of the voltage
across Cb when the oscillator starts working. The proper working of
the compensation block is based on the charge that accumulates on Cb
at each step. Therefore Cb is no longer discharged. On the contrary,
the charge on Ca is canceled at each step by DIS. As in Step 1, when
VC(t) crosses V R
(1), TRIGGER goes high. Then LOGIC closes COR
and opens DIS. Hence, making the same considerations as in Step 1,
the following equations can be written:
V
(2)
C = V R
(1) + VERR = V
(1)
Cb + V RH + VERR (4.19)
V
(2)
Ca = V
(2)
C − V RH = V (1)Cb + VERR (4.20)
Qa(2) = Ca · V (2)Ca = Ca · (V (1)Cb + VERR) (4.21)
Qb(2) = Qb(1) −Qa(2) = Cb · V (2)Cb (4.22)
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Substituting (4.15) and (4.21) into (4.22) and solving for V
(2)
Cb , gives:
V
(2)
Cb = −
Ca
Cb
· (V (2)Ca + V (1)Ca ) (4.23)
and then:
V R(2) = V RH + V
(2)
Cb = V RH −
Ca
Cb
· (V (2)Ca + V (1)Ca ) (4.24)
Finally, substituting (4.20) and (4.13) into (4.24), after some calcula-
tion:
V
(2)
ERR = VERR · (1−
Ca
Cb
)2 (4.25)
...
• Step N :
Extrapolating from Eqns. (4.16), (4.23), (4.13), (4.20), (4.18) and
(4.25), it is evident that:
V
(N)
Ca = V
(N−1)
Cb + VERR (4.26)
V
(N)
Cb = −
Ca
Cb
·
N∑
k=1
V
(k)
Ca (4.27)
V
(N)
ERR = VERR + V
(N)
Cb (4.28)
thus, substituting (4.26) into (4.27):
V
(N)
Cb = −
Ca
Cb
· (
N−1∑
k=1
V
(k)
Cb +N · VERR) (4.29)
Rearranging (4.29), the following holds:
V
(N)
Cb = V
(N−1)
Cb −
Ca
Cb
· (V (N−1)Cb + VERR) (4.30)
Finally, substituting (4.30) into (4.28):
V
(N)
ERR = VERR + V
(N)
Cb
= VERR + V
(N−1)
Cb −
Ca
Cb
· (V (N−1)Cb + VERR)
= V
(N−1)
ERR −
Ca
Cb
· V (N−1)ERR
= V
(N−1)
ERR · (1−
Ca
Cb
) (4.31)
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Figure 4.9: Final schematic of the integration block connected to the com-
pensation one.
Therefore, supposing that the error VERR remains constant for N steps, the
following equation holds:
V
(N)
ERR = V
(N−1)
ERR · (1−
Ca
Cb
) = VERR · (1− Ca
Cb
)N (4.32)
Hence the error goes to zero as N goes to infinite. The solution Ca = Cb
would cancel the error in one step, but the loop gain of the system would
become infinite, causing the circuit to be unstable or to diverge due to the
mismatch between Ca and Cb. Temperature, supply voltage, charge injec-
tion, mismatches and so on change the value of VERR. Anyway, the correction
mechanism compensates the error in a number of steps that depends only on
Ca/Cb.
4.3.2 Integration plus Compensation Blocks
Fig. 4.9 reports the final schematic of RAMPGEN and COMPENS as they
are connected in Fig. 4.4. The waveforms of interest are shown in Fig. 4.10.
Two capacitors C1 and C2 are charged alternatively and the resulting volt-
age VC always coincides with the charging phase of VC1 or VC2. MIM (Metal
Insulator Metal) capacitors have been exploited to obtain high linearity. The
mechanism explained in Section 4.3.1 is applied both to C1 and to C2, split-
ting the period of oscillation into 4 phases and causing the output frequency
to be the inverse of double TRAMP :
fCLK =
1
2 · TRAMP (4.33)
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Figure 4.10: Waveforms related to Fig. 4.9.
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where TRAMP is given by (4.5) and C1 = C2 = C, hence:
fCLK =
1
2 · TRAMP =
1
2
· RA +RB
RA
· 1
R · C (4.34)
The function of V RL is now clear: it is a constant voltage and it is exploited
to divide each semiperiod into two main parts. This is necessary to provide
the proper length to the phase of error correction explained in Section 4.3.1.
In fact VC is kept constant during its evaluation for a time imposed by V RL.
Let’s spend a few words to describe more in detail the timing of all signals
referring to Figs. 4.9 and 4.10, starting from time t = t+1 . The signals
that control the status of the switches with the same name are never high
simultaneously (e.g. if DIS1 is high, DIS2 is low). Besides, when the control
signal of a certain switch is high, then the corresponding switch is closed.
Hence at t = t+1 the switches CHG1 and DIS2 are the only closed ones.
Therefore the current ICHG is charging C1, while C2 is discharging on ground.
Since CHG1 is high, the voltage VC coincides with VC1. COR1 and COR2 are
both open while DIS2 is closed, hence the compensation block is in the same
situation as described at the beginning of Step 2 in Section 4.3.1, i.e. Ca is
discharging while Cb is keeping its voltage constant. As a consequence, the
voltage V R that goes to the comparator is fixed by VCb and V RH. Neglecting
the error VERR, the threshold V R is about V RH (high threshold). In t = t2
the voltage VC (VC1) reaches V R, then in t = t
+
2 the comparator moves its
output TRIGGER from low to high. This is the triggering signal for the
block of logic, hence LOGIC changes the control signals of some switches.
First of all, COR1 goes high while DIS1 and DIS2 go low, so the voltage
reference of the comparator becomes V R = V RL (low threshold). The time
for C2 to discharge is thus equal to t2 − t1, so the voltage on C2 has a large
time to decrease to zero (unlike what happens when using a topology like
the one in Fig. 4.3). Moreover, CHG1 goes low and CHG2 goes high, thus
the charging current switches from C1 to C2 and VC is equal to VC2. This
entails that the comparator has 0 on the non inverting input and V RL on
the inverting one. Therefore its output returns to be low and an impulse can
be observed on TRIGGER starting from t = t+2 . Since COR1 is high, the
voltage on C1 is connected to Ca. Besides, DIS2 has gone low, so a charge
can flow from Cb to Ca for the time going from t = t+2 to t = t
−
3 . Therefore
the value of VCb changes as explained in Step 1 of Section 4.3.1 and sets
the next high threshold of V R. The time for Ca and Cb to share charge is
thus fixed by the time needed to VC (VC2) to reach V RL. When t = t3, the
switch COR1 opens while DIS1 closes, hence the threshold voltage of the
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comparator jumps to V RH+VCb once again. The situation is thus the same
one which this analysis started from, apart from the fact that the phases are
inverted.
Since VC equals VC1 for one semi-period and VC2 for the following one,
if C1 6= C2 because of mismatch then this translates into an “error” in the
duty cycle. In fact the ramps would be different and the duty cycle wouldn’t
be equal to the expected 50%.
The proposed topology allows all problems described in Section 4.2 to be
solved. First of all, the total contribution of the pass-gates charge injection
over the whole period is null because the charge injected during a phase is
taken away during the following one. Let’s give some more details about this
subject. Each switch is realized by making use of a MOST pass-gate. When
a MOST is in conduction, a charge accumulates into its channel under the
gate oxide. Then, when the MOST is switched off, that charge escapes from
the channel through drain and source. The same thing does happen when
the MOST is turned on, with the only difference that in this case the charge
reaches the channel coming from drain and source. Suppose that exactly the
same charge goes through drain and source, i.e. the total charge splits up into
two equal parts. Besides, let QDIS be the total charge related to each switch
driven by the voltage DIS1 or DIS2, QCHG the total charge related to each
switch driven by the voltage CHG1 or CHG2, and so on. Commutations
occur in the following order of time (this is guaranteed by the block LOGIC,
as it will be explained in Section 4.3.3): DIS2 down, CHG1 down, CHG2
up, COR1 up, COR1 down, DIS1 up, DIS1 down, CHG2 down, CHG1
up, COR2 up, COR2 down and DIS2 up; then a new cycle starts and the
aforementioned commutations are repeated. Therefore, this is what happens
to the charge distribution:
1. DIS2 goes down → the MOSTs driven by that signal are switched off
and give 1/2 ·QDIS to Cb and 1/2 ·QDIS to the AMP output;
2. CHG1 goes down → the MOSTs driven by that signal are switched off
and gives 1/2 ·QCHG + 1/2 ·QCHG to C1;
3. CHG2 goes up → the MOSTs driven by that signal are switched on
and takes 1/2 ·QCHG + 1/2 ·QCHG from C2;
4. COR1 goes up → the MOSTs driven by that signal are switched on
and takes 1/2 ·QCOR from C1 and 1/2 ·QCOR from Ca and Cb;
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5. COR1 goes down → the MOSTs driven by that signal are switched off
and gives 1/2 ·QCOR to C1 and 1/2 ·QCOR to Ca and Cb;
6. DIS1 goes up → the MOSTs driven by that signal are switched on and
takes 1/2 ·QDIS from Cb and 1/2 ·QDIS from the AMP output;
7. DIS1 goes down → the MOSTs driven by that signal are switched off
and gives 1/2 ·QDIS to Cb and 1/2 ·QDIS to the AMP output;
8. CHG2 goes down → the MOSTs driven by that signal are switched off
and gives 1/2 ·QCHG + 1/2 ·QCHG to C2;
9. CHG1 goes up → the MOSTs driven by that signal are switched on
and takes 1/2 ·QCHG + 1/2 ·QCHG from C1;
10. COR2 goes up → the MOSTs driven by that signal are switched on
and takes 1/2 ·QCOR from C2 and 1/2 ·QCOR from Ca and Cb;
11. COR2 goes down → the MOSTs driven by that signal are switched off
and gives 1/2 ·QCOR to C2 and 1/2 ·QCOR to Ca and Cb;
12. DIS2 goes up → the MOSTs driven by that signal are switched on and
takes 1/2 ·QDIS from Cb and 1/2 ·QDIS from AMP output.
Therefore, there is no charge accumulation on Cb over the 4 semi-periods, so
the error correction block (COMPENS) works properly. On the top of that,
even if a residual charge remained due to the mismatches among switches,
it would be seen as an error added to VERR and hence corrected since it is
inside the correction loop.
A further advantage of this kind of topology is that each capacitor can
discharge without affecting CLK. Indeed, during the discharging phase of
one capacitor, VC coincides with the voltage over the other capacitor. Hence,
the voltages on C1 and C2 can go to zero without having an influence on the
waveform of VC , which determines the output clock behavior.
Overall, all aforementioned features are process independent, i.e. errors
are compensated whatever and wherever their causes are. Table 4.2 summa-
rizes all solutions that have been adopted to overcome the drawbacks of the
typical RC oscillator topology.
The timing is the main drawback of this topology: high output frequencies
are hard to be achieved because some nodes (such as V R) must settle at a
speed 4 times faster than the desired output frequency (if for example V RL
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Drawback Solution
Comparator and other delays Compensation through V R ad-
justment
Charge injection Differential topology exploiting
two capacitors
Need of stable voltage references Same reference both for V-TO-I
and for the voltage divider
Non-linearity of C Metal Insulator Metal capacitors
High dependence on process
spreads
5 external bits for digital trim-
ming
Table 4.2: Main drawbacks of the topology reported in Fig. 4.3, and solutions
adopted during this work.
is half of V RH). This means that some operational amplifiers must have a
very high bandwidth, thus needing much biasing current.
4.3.3 Block Of Logic
The block LOGIC guarantees the proper timing to all signals, ensuring that
no phases can overlap in a wrong way. When there is a transition on the signal
TRIGGER, many switches must change their status. Since each switch has
its opposite counterpart, the aim of this circuit is opening the switches that
are closed before closing the switches that are open. This is necessary to the
proper working of the whole oscillator. A two non-overlapping phases clock
generator constitutes the core of the logic block (a typical schematic often
used to reach this goal is reported in Fig. 4.11). Besides, LOGIC sets the
right values of all voltages at the system reset, including on C1 and C2: VC1
starts always from 0, while VC2 from V RH, so that the first ramp is always
on C1. Let’s describe the behavior of the circuit shown in Fig. 4.11 when a
transition occurs on the input signal IN . Suppose IN to be a logic 0 at the
beginning of this analysis. Then A = 1, B = 0, C = 1, D = 1, E = 0, F =
1, G = 0. If IN changes its status becoming a logic 1, the configuration of
some signals changes too. In particular, IN goes from 0 to 1, hence D goes
from 1 to 0. When the transition occurs, C = 1 and G = 0, so the upper
branch of the block can’t change its status because the signal A is blocked
by the value 0 on G. The value of A must thus stay high until G doesn’t
move. On the contrary, D has gone to 0, so the following events occur in
order of time: E : 0 → 1, F : 1 → 0, G : 0 → 1. At this moment A is no
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Figure 4.11: Schematic of a topology that is usually exploited to generate
two non-overlapping signals starting from a clock IN .
more blocked by G. Then, also the upper branch of the circuit can move:
A : 1 → 0, B : 0 → 1, C : 1 → 0. Now suppose that IN returns to 0 after
a certain time (like a clock). This is the opposite situation than the one
explained before: the blocking signal is now C (which is 0), hence the lower
branch can move only after the upper one. Please do consider C and G as
the output signals of this circuit. According to the analysis made above, the
reader can see that when C is high and a transition occurs on IN , C changes
after G. The delay between C and G is approximately given by 3 gates (the
delay of the NAND is not equal to the delay of the inverter). On the contrary,
when C is low and a transition occurs on IN , C changes before G. The same
situation holds for G. As a consequence, the signal that changes its status
first is always the one that is high when the transition occurs on IN . These
outputs can thus be used to control all switches inside the oscillator. Indeed,
all switches driven by the signal that is high (and thus closed) will open once
the clock arrives. After that, their counterparts (which are open) will close.
Therefore the timing of all signals is correct.
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4.3.4 Voltage To Current Converter And Voltage Di-
vider
The charging current is generated inside the block V-TO-I by exploiting a
schematic similar to the one reported in Fig. 4.12. The voltage reference
V REF could be generated by a pure V DD voltage divider or by a bandgap.
The first solution leads to a low Power Supply Rejection Ratio (PSRR). In
this case, indeed, the block VOLTAGE DIVIDER can be carried out with a
simple V DD voltage divider because by this way V REF = α · V DD both
for V-TO-I and for VOLTAGE DIVIDER, where α is a resistive partition (it
is not necessary that α is the same for both blocks). Therefore the V DD
disappears in Eqn. (4.5), thus not affecting the oscillation frequency. Nev-
ertheless, suppose to have a noise on V DD. In this condition, the noise is
filtered in a different way by the two blocks: in the voltage to current con-
verter there is an operational amplifier on the signal (noise) path, hence the
transfer function has a certain bandwidth; in the voltage divider, instead, the
noise reaches the output pin V RH flowing through a resistive partition, so
a spike on V DD directly affects V RH. This means that it is no longer true
that V DD can be neglected in the calculation of TRAMP . Then the second
aforementioned solution was exploited to provide V REF : a bandgap voltage
reference. This implementation has two main advantages with respect to the
other one. First of all, the PSRR of the block V-TO-I is much higher than in
the previous case because V REF is kept constant thanks to the PSRR of the
bandgap. Second, the topology shown in Fig. 4.13 can be employed to design
VOLTAGE DIVIDER. Only two output voltages VRH are reported in figure,
but they are really 32 according to the 5 external bits for programmability
(only the selected one goes to output). The PSRR of this circuit is obviously
much higher than the pure voltage divider one. Besides, it is possible to use
the same value for the resistance connected to the non-inverting input of the
operational amplifier and the same opa both in V-TO-I and in VOLTAGE
DIVIDER. By this way, the behavior is the same for both blocks. Therefore
the response to a noise on V DD will be the same as well, thus canceling on
TRAMP (apart from second or third order effects like mismatches, different
routing lengths on layout, parasitics and so on).
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Figure 4.12: Schematic of the block V-TO-I.
4.4 Simulation Results
Simulations were performed exploiting the STMicroelectronics Unicad en-
vironment and the circuit simulator Eldo. The circuit was checked over all
corners and over 100 Monte Carlo analyses using an ideal resistance R. Since
the choice of using internal or external resistance must be done according to
the specific application of the oscillator (see Section 4.2), simulations were
done using a resistance with TC = 0 so that the achieved results are inde-
pendent of this choice. The total drift of the oscillation frequency will be
thus given by the sum of the error of the circuit plus the variation of the
resistance over temperature.
Main circuit characteristics are summarized in Tab. 4.3. The phase noise
is expressed in percentage with respect to the CLK frequency in a typical
case. This is not the usual way to measure the phase noise. However, it
is very difficult evaluating the phase noise on a non-linear circuit like the
proposed one. Hence the number found by means of AC simulations is only
to have an order of magnitude of the jitter. A correct esteem will be given
only when the chip is available.
The high value of the on-chip capacitances was chosen to guarantee good
results in terms of mismatch and robustness against parasitic devices.
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Figure 4.13: Schematic of the block VOLTAGE DIVIDER.
The supply current is about 400 µA. This is not the minimum achievable
current consumption of course, because the oscillator was designed to allow
its use in different configurations. However, once the specific application is
known, some blocks can be optimized to lower the power consumption.
The drift of the oscillation frequency over temperature and supply voltage
is reported in the last part of the table. Obtaining a low dependence of
the output clock on these factors was the main goal of this research. The
circuit was simulated varying supply voltage over the range 3.3 V±10%, and
temperature between -40 and +125◦C. Tab. 4.3 illustrates the drifts of fCLK
from the typical condition (that is 3.3 V and 27 degrees) over 100 Monte
Carlo runs. The mean drift is below 0.15% at 250 kHz and below 0.27%
at 1 MHz, which are very good results. Even the standard deviations are
low, hence this means that the drift reaches its maximum value with a very
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low probability. The difference between 250 kHz and 1 MHz is probably due
to parasitic effects, which have a bigger influence as the frequency goes up.
What is more, the analysis made in Section 4.3.2 shows that some internal
voltages must vary at the frequency of 4 MHz if CLK is 1 MHz. Hence
settling times become an issue. Reaching good results even with frequencies
higher than 1 MHz is possible in theory, but the current consumption should
be certainly increased. Selecting output frequencies lower than 250 kHz has
instead no drawbacks. To change the value of the output frequency between
250 kHz and 1 MHz, the user has only to vary the resistance from 100 kΩ to
25 kΩ respectively. The higher is the resistance, the lower is fCLK according
to Eqn. (4.34).
Overall, the absolute error stays below 0.5% in all conditions. Main causes
of this residual error (which should be ideally zero) are the following ones:
the finite gain of the system loop, the input offset of some amplifiers that
is not corrected by COMPENS, and the variation over temperature of the
mirror used inside V-TO-I. The schematics reported in Figs. 4.12 and 4.13
show that ICHG and V RH are achieved through the same buffered voltage.
The opamps used to develop such a buffering operation have an input offset
that is temperature, process spread and supply voltage dependent, but they
are outside the correction loop. Therefore there will be an error on ICHG
and V RH that can’t be compensated. One way to cope with this problem is
reducing the input offset as much as possible and making it negligible with
respect to the reference voltage V REF . Since in the proposed oscillator
V REF ≈ 1.2 V, an offset of (for instance) 10 mV will affect the reference
voltage of about 0.8%. However TRAMP depends on the ratio of V RH
and ICHG, hence the final contribution of the offset on the output frequency
will be lower than the aforementioned value. Besides, 10 mV is for sure an
overestimated offset (2 or 3 mV are typical values).
Another source of inaccuracy is due to the current mirror inside V-TO-I.
In Fig. 4.12 the current generated by V REF
R
is mirrored to charge the capac-
itance connected to the output of the block. Although the mirror is actually
a cascoded one, the mirroring factor changes over temperature. Hence this
has an influence on the frequency drift as well.
Moreover, simulations of this kind of circuits are much sensible to param-
eters such as voltage and current tolerances, but lowering their values would
mean slowing down a simulation speed which is already critical. The trade-
off among these factors has been solved by making use of the IEM (Integral
Equation Method) convergence method in place of the standard Newton one
[49], and reducing the tolerances by one order of magnitude. This solution
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Parameter Value
Frequency range 250÷ 1000 kHz
Supply voltage 3.3 V±10%
Supply current 400 µA
Temperature −40÷ + 125◦C
Technology 0.35 µm BCD6
Resistance 25÷ 100 kΩ
On-chip capacitances 20 pF (each one)
Worst frequency accuracy
over process variations
±1%
Phase noise ±0.0957%
fmin(250 kHz) drift from Max ±0.41%
typical (27◦C and 3.3 V) Mean ±0.1479%
over 100 Monte Carlo runs Std 0.0817%
fMAX(1 MHz) drift from Max ±0.53%
typical (27◦C and 3.3 V) Mean ±0.2675%
over 100 Monte Carlo runs Std 0.1074%
Table 4.3: Main characteristics of the implemented circuit (Std stands for
Standard Deviation).
provides a 50% improvement in simulation time.
4.5 Layout
Fig. 4.14 shows the oscillator layout diagram. The technology is a 0.35 µm
BCD6 process with 4 levels of metals. The active area is 643.6µm×387.5µm.
The block will be integrated on-chip in May 2006.
4.6 Conclusions
A self-calibrating RC oscillator for automotive applications has been imple-
mented, designed using a 0.35 µm BCD6 process, and simulated. Circuit
details and simulation results have been presented. Main achieved features
are low sensitivity to temperature and supply voltage, and current injection
independence: the average frequency drift is equal to 0.2% while the maxi-
mum variation is 0.5%, with temperature ranging between -40 and +125◦C
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Figure 4.14: Layout of the whole RC oscillator.
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and supply voltage equal to 3.3 V±10% (supposing to use an off-chip ideal
resistance). Moreover, 1% accuracy over process spreads is obtained using 5
external bits for digital trimming.
Chapter 5
Conclusions
The work presented in this Ph.D. thesis spans over many fields in the analog
design arena: from the development of tools to help designers during their
works, to the out and out design; from radio frequency, low power applica-
tions, to low frequency, high power ones; from the transistor level analysis to
the system level exploration. This work shows how an analog designer can be
aided very much over such different cases by exploiting some recent method-
ologies and by using tools like Matlab, Simulink, Ocean and the Adaptive
Simulated Annealing code.
In the first part of the Ph.D. course, the activity was addressed to the
study and development of a new methodology to allow the analog designer
to explore the architectural space of a given topology. Besides, this method-
ology was exploited to measure and optimize the performances of a more
complex system. The concept of Analog Platform (AP) was deeply used to
reach these goals. Therefore in the first part of this thesis, the meaning of
Analog Platform has been explained and main definitions have been given to
understand this new way of thinking to the analog design. Afterwards, it has
been explained how the AP of a mixer for Universal Mobile Telecommunica-
tion System (UMTS) applications can be generated. A tool was developed
during this thesis to help the AP designer in creating the platform of a cer-
tain circuit. In particular this tool allows the user to explore the performance
space of a given topology. First of all the circuit is sized a high number of
times in an automatic way. Then all interesting output parameters are auto-
matically get by (corresponding) simulations and saved into text files. This
mechanism exploits a client-server system to synchronize Matlab (client on
a Windows machine) and Ocean (server on a Sun Workstation). After that,
the tool allows the user to examine the results obtained by simulations with
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a Graphic User Interface (GUI) developed in Matlab. Next, the concept of
AP was used to explore a whole receiver front-end for UMTS applications.
To optimize such a system, a huge number of simulations should be done at
the aim of finding the sizing of each block that guarantees the lowest power
consumption. Since this is not possible because of the time needed by each
run, the system is usually studied “by hand” to find the specifications of the
single blocks without performing simulations. This operation is obviously
based on the experience and intuition of the system designer. Exploiting
APs, instead, this process can be done in a more rigorous way, also giving
better results. After generating the APs of all blocks of the receiver, they
can be used to generate the AP of the whole system. Then, the simulations
needed to optimize the front-end can be performed on Matlab, by executing
the behavioral models of the blocks instead of the blocks themselves. These
models are constrained by their corresponding performance models. A big
effort was posed in defining the model for the interface between one block
and another. Moreover, an automatic mechanism was developed to evaluate
by simulations the behavior of the single devices (such as MOSTs) and to
compare that with the simplified equations exploited in Matlab to generate
the APs. This allows the AP designer to check what the error between the
simulator and Matlab is.
In the second part of this thesis, the attention was posed on the automo-
tive field. In particular, the design of a stable RC oscillator for automotive
applications was carried out using an STMicroelectronics 0.35 µm BCD6
technology, with a 3.3 V supply voltage. During this period, many concepts
developed in the first part of the Ph.D. course were used to characterize each
block of the oscillator in an automatic way and to produce a complete and
rigorous documentation of the system. The biggest problem in designing
an oscillator for automotive applications is that the range of temperature is
quite large (−40 ÷ + 125◦C). This affects the stability of the output fre-
quency over temperature. Depending on the available process, it’s possible
to design an RC oscillator with a resistance integrated on chip. However, if
its Temperature Coefficient (TC) is too high, an external resistance has to
be employed. Besides, the drift of fCLK over temperature is not only due
to the drift of the resistor. The behavior of the whole oscillator is a conse-
quence of temperature because all devices act in a different way, and each
delay affecting the output signal is a function of temperature. Finally, the
oscillation frequency has usually a high sensitivity to process spreads, charge
injection and supply voltage. It is impossible to cancel all these contribu-
tions, but they can be compensated. Therefore this thesis explains how to
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compensate these sources of inaccuracy. The method employed during this
work was to correct the error by integrating it with a proper circuit. The
oscillator is thus self-calibrating, that is it can follow the drifts of the error
over temperature, supply voltage and charge injection, and can cancel their
effect on the oscillation frequency. All blocks of the oscillator was completely
characterized using an automatic mechanism. Besides, many Monte Carlo
runs were performed to check the behavior of the whole system in presence
of mismatches. The results obtained during this activity proved to be very
interesting. Finally, the oscillator were layouted and will be integrated in
May 2006 to evaluate its performances by measurements on chip.
Bibliography
[1] S. Gambini, “Metodologia per la caratterizzazione di amplificatori a basso
rumore per umts.” Degree Thesis, Universita` di Pisa, Pisa, Italy, June 2004.
[2] H. C. et al., A Top-Down Constraint-Driven Design Methodology for Analog
Integrated Circuits. Kluwer Academic Publishers, 1997.
[3] G. Gielen and R. Rutenbar, “Computer-aided design of analog and mixed-
signal integrated circuits,” Proceedings of the IEEE, vol. 88, pp. 841–846,
December 2000.
[4] R. Neff, P. R. Gray, and A. Sangiovanni-Vincentelli, “A module generator for
high-speed cmos current output digital/analog converters,” JSSCC, vol. 31,
no. 3, pp. 448–451, 1996.
[5] M. Hershenson, S. Boyd, and T. H. Lee, “Optimal design of a cmos op-amp via
geometric programming,” IEEE Trans. on CAD, vol. 20, pp. 1–21, January
2001.
[6] W. Nye, D. C. Riley, A. Sangiovanni-Vincentelli, and A. L. Tits, “De-
light.spice: An optimization-based system for the design of integrated cir-
cuits,” IEEE Transactions on Computer-Aided Design, vol. 7, pp. 501–518,
April 1988.
[7] R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, and J. R. Hellums,
“Anaconda: Simulation-based synthesis of analog circuits via stochastic pat-
tern search,” IEEE Trans. CAD, vol. 19, June 2000.
[8] E. S. Ochotta, R. A. Rutenbar, and L. R. Carley, “Synthesis of high-
performance analog circuits in astrx/oblx,” IEEE Transactions on Computer-
Aided Design, vol. 15, pp. 273–293, March 1996.
[9] http://www.neolinear.com.
[10] B. D. Smedt and G. Gielen, “Watson: Design space boundary exploration
and model generation for analog and rf ic design,” IEEE Trans. on CAD,
vol. 22, pp. 213–224, February 2003.
BIBLIOGRAPHY 116
[11] H.Chang and al., “A top-down, constraint-driven design methodology for ana-
log integrated circuits,” in Proceedings of CICC, pp. 841–846, May 1992.
[12] I. Vassiliou and al., “A video driver system designed using a top-down,
constraint-driven methodology,” in Proc. IEEE/ACM International Confer-
ence on CAD, pp. 463–468, November 1996.
[13] A. Sangiovanni-Vincentelli, “Defining platform-based design,” EE-Design,
March 2002.
[14] F. Balarin, Y. Watanabe, and al., “Metropolis: an integrated electronic sys-
tem design environment,” Computer, pp. 45–52, 2003.
[15] L. Carloni, F. De Bernardinis, A. Sangiovanni Vincentelli, and M. Sgroi,
“The art and science of integrated systems design,” in Proc. of ESSCIRC’02,
pp. 25–36, September 2002.
[16] P. Li and L. T. Pileggi, “Norm: Compact model order reduction of weakly
nonlinear systems,” in Proc. of DAC, pp. 472–477, June 2003.
[17] J. Phillips, “Projection-based approaches for model reduction of weakly non-
linear, time varying systems,” IEEE Trans. on CAD, vol. 22, pp. 171–187,
February 2000.
[18] H. Liu, A. Singhee, R. Rutenbar, and L. R. Carley, “Remembrance of cir-
cuits past: Macromodeling by data mining in large analog design spaces,” in
Proceedings of DAC, 2002.
[19] F. D. Bernardinis, M. Jordan, and A. S. Vincentelli, “Support vector machines
for analog circuit performance representation,” in Proc. of DAC, June 2003.
[20] F. De Bernardinis and A. Sangiovanni-Vincentelli, “A methodology for
system-level analog design space exploration,” in Proc. of DATE, 2004.
[21] K. Swings and W. Sansen, “Donald: a workbench for interactive design space
exploration and sizing of analog circuits,” in Proc. of the European Conf. on
Design Automation., pp. 475–479, 1991.
[22] Cadence Design Systems, Inc., San Jose, USA, Ocean Reference, October
2001.
[23] F. Gatta, D. Manstretta, P. Rossi, and F. Svelto, “A fully integrated 0.18-µm
cmos direct conversion receiver front-end with on-chip lo for umts,” IEEE
Journal of Solid-State Circuits, vol. 39, January 2004.
BIBLIOGRAPHY 117
[24] D. Manstretta, A Direct Conversion Receiver Front-End for UMTS in 0.18µm
CMOS Part I: Mixer and Quadrature Local Oscillator. PhD thesis, Universita`
degli Studi di Pavia, Pavia, Italy, 2001.
[25] F. Gatta, A Direct Conversion Receiver Front-End for UMTS in 0.18µm
CMOS Part II: a Low Noise Amplifier and a Variable Gain Amplifier. PhD
thesis, Universita` degli Studi di Pavia, Pavia, Italy, 2001.
[26] A. A. Abidi, “Direct conversion radio transceivers for digital communica-
tions,” IEEE Journal of Solid-State Circuits, vol. 30, December 1995.
[27] J. A. Parssinen, J. Jussila, J. Ryynanen, L. Sumanen, and K. Halonen, “A
2 ghz wideband direct conversion receiver for wcdma applications,” IEEE
Journal of Solid-State Circuits, vol. 34, December 1999.
[28] B. Gilbert, “A precise fourquadrant multiplier with subnanosecond response,”
IEEE Journal of Solid-State Circuits, vol. 3, pp. 365–373, December 1968.
[29] D. Manstretta, M. Brandolini, and F. Svelto, “Second order intermodulation
mechanism in cmos downconverters,” IEEE Journal of Solid-State Circuits,
vol. 38, March 2003.
[30] Cadence Design Systems, Inc., San Jose, USA, Affirma RF Simulator User
Guide, April 2001.
[31] Cadence Design Systems, Inc., San Jose, USA, Affirma RF Simulator Theory,
June 2000.
[32] P. Wambacq and W. Sansen, Distorsion Analysis of Analog Integrated Cir-
cuits. Boston, MA: Kluwer Academic Publishers, 1998.
[33] D. G. Yee, A Design Methodology for Highly-Integrated Low-Power Receivers
for Wireless Communications. PhD thesis, University of California, Berkeley,
2001.
[34] F. Gatta, E. Sacchi, F. Svelto, P. Vilmercati, and R. Castello, “A 2-db noise
figure 900-mhz differential cmos lna,” JSSC, vol. 36, October 2001.
[35] D. Shaeffer and T.H.Lee, “A 1.5v,1.5ghz cmos low noise amplifier,” IEEE
Journal of Solid-State Circuits, vol. 32, May 1997.
[36] R. A. Rutenbar, “Simulated annealing algorithms: An overview,” IEEE Cir-
cuits and Devices Magazine, January 1989.
[37] L. Chaoyang, “Simulation annealing algorithm with knowledge of imprecision
and uncertainty,” IEEE, 1996.
BIBLIOGRAPHY 118
[38] S. Boyd and L. Vandenberghe, Convex Optimization. Mc Graw Hill, 2003.
[39] S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, “Optimization by simulated
annealing,” Science, vol. 220, pp. 671–680, May 1983.
[40] R. Brayton and A. Hachtel, G.D.and Sangiovanni-Vincentelli, “A survey of op-
timization techniques for integrated-circuit design,” Proceedings of the IEEE,
vol. 69, pp. 1334–62, October 1981.
[41] L. Ingber, “Very fast simulated re-annealing,” Mathematical Computer Mod-
elling, vol. 12, no. 8, pp. 967–973, 1989.
[42] L. Ingber, Adaptive Simulated Annealing (ASA), 2001. ingber@ingber.com,
http://www.ingber.com/.
[43] B. Razavi, Design of Analog CMOS Integrated Circuits. Mc Graw Hill, 2001.
[44] Y. C. S. Yu, W. Guo, X. Che, K. F. Smith, and Y. Kim, “A digital-trim con-
trolled on-chip rc oscillator,” in Proceedings of the 44th IEEE 2001 Midwest
Symposium on Circuits and Systems, MWSCAS 2001, vol. 2, pp. 882–885,
August 2001. Dayton, OH.
[45] F. Bala and T. Nandy, “Programmable high frequency rc oscillator,” in Pro-
ceedings of the 18th International Conference on VLSI Design 2005, pp. 511–
515, 2005.
[46] K. Lasanen, E. Risnen-Ruotsalainen, and J. Kostamovaara, “A 1v, self ad-
justing, 5-mhz cmos rcoscillator,” in Proceedings of the IEEE International
Symposium on Circuits and Systems 2002, ISCAS 2002, vol. 4, pp. 377–380,
May 2002.
[47] T. OShaughnessy, “A cmos, self calibrating, 100mhz rc-oscillator for asic ap-
plications,” in Proceedings of the Eighth Annual IEEE International ASIC
Conference & Exhibit 1995, pp. 279–282, September 1995. Austin, TX.
[48] R. F. Adams and D. O. Pederson, “Temperature sensitivity of frequency of
integrated oscillators,” IEEE Journal of Solid-State Circuits, vol. 3, pp. 391–
396, December 1968.
[49] Cadence Design Systems, Inc., San Jose, USA, Eldo User Reference, 2004.
